

FILED

JUN - 9 2008

CLERK, U.S. DISTRICT COURT  
By *RK*  
Deputy

IN THE UNITED STATES DISTRICT COURT  
FOR THE NORTHERN DISTRICT OF TEXAS  
DALLAS DIVISION

FAST MEMORY ERASE, LLC

*Plaintiff,*

vs.

SPANSION, INC., SPANSION LLC,

INTEL CORPORATION,

NUMONYX B.V.,

NUMONYX, INC.,

STMICROELECTRONICS NV,

STMICROELECTRONICS, INC.,

NOKIA CORPORATION,

NOKIA INC.,

SONY ERICSSON MOBILE

COMMUNICATIONS AB,

SONY ERICSSON MOBILE

COMMUNICATIONS (USA), INC. and

MOTOROLA, INC.

*Defendants.*

) CIVIL CASE NO. \_\_\_\_\_

**3-08 CV 0977-M**

) JURY TRIAL DEMANDED

*22599*

**FAST MEMORY ERASE, LLC'S ORIGINAL COMPLAINT FOR  
PATENT INFRINGEMENT AND JURY DEMAND**

Plaintiff Fast Memory Erase LLC ("Fast Erase") files this Complaint for patent infringement against Defendants Spansion, Inc. and Spansion LLC ("Spansion"); Intel Corporation ("Intel"); Numonyx B.V. and Numonyx, Inc. (collectively, "Numonyx"); STMicroelectronics NV and STMicroelectronics, Inc. (collectively "STMicro") Nokia Corporation and Nokia, Inc. (collectively, "Nokia"); Sony Ericsson Mobile Communications AB and Sony Ericsson Mobile Communications (USA), Inc. (collectively, "Sony Ericsson") and Motorola, Inc. ("Motorola") (collectively, the "Defendants") and alleges as follows:

## I. PARTIES

1. Fast Erase is a Texas corporation having its principal place of business at 15455 Dallas Parkway, 6<sup>th</sup> Floor, Addison, Texas 75001.

2. Upon information and belief, Spansion, Inc. is a Delaware corporation having its principal place of business at 915 Deguigne Drive, Post Office Box 3453, Sunnyvale, California 94088. Upon information and belief Spansion, Inc. is authorized to do business in Texas and may be served with process by serving its registered agent CT Corporation System, 350 N. St. Paul Street, Suite 2900, Dallas, Texas 75201.

3. Upon information and belief, Spansion LLC is a Delaware corporation having its principal place of business at 915 Deguigne Drive, Post Office Box 3453, Sunnyvale, California 94088. Upon information and belief, Spansion LLC is authorized to do business in Texas and may be served with process by serving its registered agent CT Corporation System, 350 N. St. Paul Street, Suite 2900, Dallas, Texas 75201.

4. Upon information and belief, Intel Corporation is a California corporation having its principal place of business at 2200 Mission College Blvd., Santa Clara, CA 95054. Upon information and belief, Intel is authorized to do business in Texas and may be served with process by serving its registered agent CT Corporation System, 350 N. St. Paul Street, Suite 2900, Dallas, Texas 75201.

5. Upon information and belief, Numonyx B.V. is a Swiss corporation having its principal place of business at A-One Biz Center, Z.A. Vers la Piece, Rte de l'Etraz, 1180 Rolle, Switzerland. Upon information and belief, Numonyx B.V. is a nonresident of Texas who engages in business in this state, but does not maintain a regular place of business in this state or a designated agent for service of process in this state. This proceeding arises, in part, out of business done in this state. Upon information and belief, Numonyx B.V. resides in this

jurisdiction within the meaning of 28 U.S.C. § 1400(b). Numonyx B.V. may be served with process in Switzerland pursuant to the Hague Convention on the Service Abroad of Judicial and Extrajudicial Documents.

6. Upon information and belief, Numonyx, Inc. is a Delaware corporation having its principal place of business at 1310 Electronics Drive, Carrollton, Texas 75006. Upon information and belief, Numonyx, Inc. is authorized to do business in Texas and may be served with process by serving its registered agent Corporation Service Company, 2711 Centerville Road, Suite 400 Wilmington, DE 19808.

7. Upon information and belief, STMicroelectronics NV is a Swiss corporation having its principal place of business at 39 Chemin du Champ des Filles, C. P. 21, CH 1228 Plan-Les-Ouates, Geneva, Switzerland. Upon information and belief, STMicroelectronics NV is a nonresident of Texas who engages in business in this state, but does not maintain a regular place of business in this state or a designated agent for service of process in this state. This proceeding arises, in part, out of business done in this state. Upon information and belief, STMicroelectronics NV resides in this jurisdiction within the meaning of 28 U.S.C. § 1400(b). Defendant may be served with process in Switzerland pursuant to the Hague Convention on the Service Abroad of Judicial and Extrajudicial Documents.

8. Upon information and belief, STMicroelectronics, Inc. is a Delaware corporation having its principal place of business at 1310 Electronics Drive, Carrollton, Texas 75006. Upon information and belief, STMicroelectronics, Inc. is authorized to do business in Texas and may be served with process by serving its registered agent Corporation Service Company, 2711 Centerville Road, Suite 400, Wilmington, DE 19808.

9. Upon information and belief, Nokia Corporation is a Finnish corporation having

its principal place of business at Keilalahdentie 2-4, FI-02150 Espoo, Finland. Upon information and belief, Nokia Corporation is a nonresident of Texas who engages in business in this state, but does not maintain a regular place of business in this state or a designated agent for service of process in this state. Upon information and belief, Nokia Corporation resides in this jurisdiction within the meaning of 28 U.S.C. § 1400(b). This proceeding arises, in part, out of business done in this state. Nokia Corporation may be served with process in Finland pursuant to the Hague Convention on the Service Abroad of Judicial and Extrajudicial Documents.

10. Upon information and belief, Nokia, Inc. is a Delaware corporation having its principal place of business at 6000 Connection Drive, Irving, Texas 75039. Upon information and belief, Nokia, Inc. is authorized to do business in Texas and may be served with process by serving its registered agent, National Registered Agents, Inc., 16055 Space Center, Suite 235, Houston, TX 77062.

11. Upon information and belief, Sony Ericsson Mobile Communications AB is a Swedish corporation having its principal place of business at Nya Vattentornet, SE-221 88 Lund, Sweden. Upon information and belief, Sony Ericsson Mobile Communications AB is a nonresident of Texas who engages in business in this state, but does not maintain a regular place of business in this state or a designated agent for service of process in this state. Upon information and belief, Sony Ericsson Mobile Communications AB resides in this jurisdiction within the meaning of 28 U.S.C. § 1400(b). This proceeding arises, in part, out of business done in this state. Sony Ericsson Mobile Communications AB may be served with process in Sweden pursuant to the Hague Convention on the Service Abroad of Judicial and Extrajudicial Documents.

12. Upon information and belief, Sony Ericsson Mobile Communications (USA), Inc.

is a Delaware corporation having its principal place of business at 7001 Development Drive, Research Triangle Park, North Carolina 27709. Upon information and belief, Sony Ericsson Mobile Communications (USA), Inc. is authorized to do business in Texas and may be served with process by serving its registered agent, Capitol Corporate Services, Inc., 800 Brazos, Suite 400, Austin, TX 78701.

13. Upon information and belief, Motorola is a Delaware corporation having its principal place of business at 1303 E. Algonquin Rd., Schaumburg, IL 60196. Upon information and belief, Motorola is authorized to do business in Texas and may be served with process by serving its registered agent, CT Corporation System, 350 N. St. Paul Street, Ste. 2900, Dallas, Texas 75201.

## **II. JURISDICTION AND VENUE**

14. This action arises under the patent laws of the United States, Title 35 of the United States Code. The Court's jurisdiction over this action is proper under the above statutes, including 35 U.S.C. § 271 *et seq.*, and 28 U.S.C. §§ 1331 and 1338(a).

15. Personal jurisdiction exists generally over, Spansion, Intel, Numonyx, STMicro, Nokia, Sony Ericsson, and Motorola because they have sufficient minimum contacts with the forum as a result of business regularly conducted within the State of Texas and within the Northern District of Texas. Personal jurisdiction also exists specifically over the Defendants as a result of, at least, the Defendants' distribution network wherein the Defendants place their infringing products within the stream of commerce, which stream is directed at this district, and by committing the tort of patent infringement within the Northern District of Texas.

16. Venue is proper in this Court under 28 U.S.C. §§ 1391 (b), (c), and (d), as well as 28 U.S.C. § 1400(b).

### III. PATENT INFRINGEMENT

17. Fast Erase repeats and re-alleges the allegations in Paragraphs 1 through 16 as though fully set forth herein.

18. Fast Erase is the owner of all rights, title and interest in and under United States Patent No. 6,236,608 ("the '608 Patent"), which duly and legally issued on May 22, 2001. The '608 Patent is for an invention titled "Technique To Improve The Source Leakage Of Flash EPROM Cells During Source Erase." A true and correct copy of the '608 patent is attached hereto as Exhibit A.

19. Fast Erase is the owner of all rights, title and interest in and under United States Patent No. 6,303,959 ("the '959 Patent"), which duly and legally issued on October 16, 2001. The '959 Patent is for an invention titled "Semiconductor Device Having Reduced Source Leakage During Source Erase." A true and correct copy of the '959 patent is attached hereto as Exhibit B.

20. The '608 Patent is valid and enforceable.

21. The '959 Patent is valid and enforceable.

22. Fast Erase has complied with the requirements of 35 U.S.C. § 287.

23. Upon information and belief, Spansion has been and is infringing, literally and/or under the doctrine of equivalents, the '608 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more claims of the '608 Patent, including, but not limited to, NOR Flash products utilizing floating gate technologies.

24. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '608 Patent, Spansion has also induced infringement of the '608 Patent under 35 U.S.C. § 271(b), and has

contributed to the infringement of the '608 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

25. Upon information and belief, STMicro has been and is infringing literally and/or under the doctrine of equivalents, the '608 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more of the claims of the '608 Patent, including, but not limited to, NOR Flash products utilizing floating gate technologies.

26. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '608 Patent, STMicro has also induced infringement of the '608 Patent under 35 U.S.C. § 271(b), and has contributed to the infringement of the '608 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

27. Upon information and belief, Numonyx has been and is infringing literally and/or under the doctrine of equivalents, the '608 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more of the claims of the '608 Patent, including, but not limited to, NOR Flash products utilizing floating gate technologies.

28. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '608 Patent, Numonyx has also induced infringement of the '608 Patent under 35 U.S.C. § 271(b), and has contributed to the infringement of the '608 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

29. Upon information and belief, Nokia has been and is infringing literally and/or

under the doctrine of equivalents, the '608 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more of the claims of the '608 Patent, including, but not limited to, cellular handsets including NOR Flash products that utilize floating gate technologies.

30. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '608 Patent, Nokia has also induced infringement of the '608 Patent under 35 U.S.C. § 271(b), and has contributed to the infringement of the '608 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

31. Upon information and belief, Motorola has been and is infringing literally and/or under the doctrine of equivalents, the '608 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more of the claims of the '608 Patent, including, but not limited to, cellular handsets including NOR Flash products that utilize floating gate technologies.

32. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '608 Patent, Motorola has also induced infringement of the '608 Patent under 35 U.S.C. § 271(b), and has contributed to the infringement of the '608 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

33. Upon information and belief, Intel has been and is infringing literally and/or under the doctrine of equivalents, the '959 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more of the claims of the '959 Patent, including, but not limited to, Intel Strataflash NOR

Flash products.

34. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '959 Patent, Intel has also induced infringement of the '959 Patent under 35 U.S.C. § 271(b), and has contributed to the infringement of the '959 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

35. Upon information and belief, Numonyx has been and is infringing literally and/or under the doctrine of equivalents, the '959 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more of the claims of the '959 Patent, including, but not limited to, Strataflash NOR Flash products.

36. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '959 Patent, Numonyx has also induced infringement of the '959 Patent under 35 U.S.C. § 271(b), and has contributed to the infringement of the '959 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

37. Upon information and belief, Sony Ericsson has been and is infringing literally and/or under the doctrine of equivalents, the '959 Patent by making, using, offering for sale, and/or importing in or into the United States, without authority, products that fall within the scope of one or more of the claims of the '959 Patent, including, but not limited to, cellular handsets including Strataflash NOR Flash products.

38. By making, using, selling, offering for sale, and/or importing into the United States, without authority, products that fall within the scope of the claims of the '959 Patent,

Sony Ericsson has also induced infringement of the '959 Patent under 35 U.S.C. § 271(b), and has contributed to the infringement of the '959 Patent under 35 U.S.C. § 271(c). The infringing products have no substantial non-infringing uses.

39. Upon information and belief, Spansion, Intel, STMicro, Numonyx, Nokia, Sony Ericsson, and Motorola had knowledge of the '608 and '959 Patents but have engaged in their infringing conduct nonetheless. Spansion's, Intel's, STMicro's, Numonyx's, Nokia's, Sony Ericsson's, and Motorola's infringement is therefore willful.

40. Fast Erase has no adequate remedy at law against these acts of patent infringement. Unless Spansion, Intel, ST Micro, Numonyx, Nokia, Sony Ericsson, and Motorola are permanently enjoined from its unlawful and willful infringement of the '608 or '959 Patents, Fast Erase will suffer irreparable harm.

41. As a direct and proximate result of Spansion's, Intel's, STMicro's, Numonyx's, Nokia's, Sony Ericsson's, and Motorola acts of patent infringement, Fast Erase, has been and continues to be injured and has sustained and will continue to sustain substantial damages in an amount not presently known.

42. Fast Erase has incurred and will incur attorneys' fees, costs, and expenses in the prosecution of this action. The circumstances of this dispute create an exceptional case within the meaning of 35 U.S.C. § 285, and Fast Erase is entitled to recover its reasonable and necessary fees and expenses.

#### **IV. PRAYER FOR RELIEF**

Fast Erase requests that judgment be entered in its favor and against Spansion, Intel, STMicro, Numonyx, Nokia, Sony Ericsson, and Motorola and that the Court grant the following relief to Fast Erase:


- (a) Declare that the '608 and '959 Patent are valid and enforceable;
- (b) Declare that Spansion, Intel, STMicro, Numonyx, Nokia, Sony Ericsson, and Motorola have infringed the '608 and '959 Patents;
- (c) Declare that Spansion's, Intel's, STMicro's, Numonyx's, Nokia's, Sony Ericsson's, and Motorola's infringement was willful;
- (d) Award damages to Fast Erase to which it is entitled for patent infringement of the '608 and '959 Patents;
- (e) Enter a preliminary, and thereafter, permanent injunction against Spansion, Intel, STMicro, Numonyx, Nokia, Sony Ericsson, and Motorola for direct infringement of the '608 and '959 Patents;
- (f) Enter a preliminary, and thereafter, permanent injunction against Spansion, Intel, STMicro, Numonyx, Nokia, Sony Ericsson and Motorola for active inducement of infringement and/or contributory infringement of the '608 and '959 Patents by others;
- (g) Award Fast Erase its expenses, costs, and attorneys fees pursuant to 35 U.S.C. § 285;
- (h) Award Fast Erase increased damages in an amount not less than (3) three times the amount of damages found by the jury or assessed by this Court for Spansion's, Intel's, ST Micro's, Numonyx's, Nokia's, Sony Ericsson's, and Motorola's willful infringement pursuant to 35 U.S.C. § 284;
- (i) Award interest on Fast Erase's damages; and
- (j) Such other relief as the Court deems just and proper.

## V. JURY DEMAND

In accordance with Federal Rules of Civil Procedure 38 and 39, Fast Erase asserts its rights under the Seventh Amendment of the United States Constitution and demands a trial by jury on all issues.

Dated: June 9, 2008

Respectfully submitted,

  
\_\_\_\_\_  
JEFFREY R. BRAGALONE, Attorney in Charge  
State Bar No. 2855775  
PATRICK J. CONROY  
State Bar No. 24012448  
WINSTON O. HUFF  
Illinois State Bar No. 6275158  
SHORE CHAN BRAGALONE LLP  
REPUBLIC CENTER  
325 North Saint Paul Street-Suite 4450  
Dallas, Texas 75201  
214.593.9110 Telephone  
214.593.9111 Facsimile

*Attorneys for Plaintiff*  
**Fast Memory Erase, LLC**

# EXHIBIT A

(12) **United States Patent**  
 Ratnam

(10) Patent No.: **US 6,236,608 B1**  
 (45) Date of Patent: **May 22, 2001**

(54) **TECHNIQUE TO IMPROVE THE SOURCE LEAKAGE OF FLASH EPROM CELLS DURING SOURCE ERASE**

(75) Inventor: **Perumal Ratnam**, Fremont, CA (US)

(73) Assignee: **Alliance Semiconductor**, San Jose, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/375,702**

(22) Filed: **Aug. 16, 1999**

(51) Int. Cl.<sup>7</sup> ..... **G11C 13/00**

(52) U.S. Cl. ..... **365/218, 365/226**

(58) Field of Search ..... **365/218, 185.33, 365/185.29, 226**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,120,671	6/1992	Tang et al.	437/43
5,470,773	11/1995	Liu et al.	437/43
5,791,204 *	11/1999	Haaa	365/218
6,005,809 *	12/1999	Sung et al.	365/218

OTHER PUBLICATIONS

Chang, et al., "Corner-Field Induced Drain Leakage In Thin Oxide MOSFETs," *IEDM Technical Digest*, 31.2,pp. 714-717 (1987).

Kume, et al., "A Flash-Erase EEPROM Cell With an Asymmetric Source and Drain Structure," *IEDM Technical Digest* 25.8, pp. 560-563 (1987).

Yokozawa, et al., "Low-Field-Stress Erasing Scheme for Highly-Reliable Flash Memories," NEC ULSI Device Development Laboratories, 24 pages, Feb. 12, 1997.

\* cited by examiner


Primary Examiner—Terrell W. Fears

(74) Attorney, Agent, or Firm—Beyer Weaver & Thomas, LLP

(57) **ABSTRACT**

In one aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a voltage pulse at the source of the semiconductor device and a multiple step voltage pulse of the opposite polarity at the gate of the semiconductor device. The multiple step voltage pulse comprises at least a first voltage pulse and a second voltage pulse at the gate of the semiconductor device. The second voltage pulse is usually greater in magnitude than the first voltage pulse. In another aspect, the present invention provides a method for erasing a semiconductor device that comprises applying a substantially constant positive voltage pulse for a first time interval,  $t_1$ , at the source of the semiconductor device. A first and then a second negative voltage pulse are also applied at the gate of the semiconductor device for a second and third time interval,  $t_2$  and  $t_3$ , respectively. The second negative voltage pulse is greater in magnitude than the first negative voltage pulse. The negative and positive voltage pulses are substantially coincident in time.

**28 Claims, 10 Drawing Sheets**






Figure 1  
Prior Art




Figure 2  
PRIOR ART

U.S. Patent

May 22, 2001

Sheet 3 of 10

US 6,236,608 B1




Figure 3  
PRIOR ART




Figure 4  
PRIOR ART




Figure 5




Figure 6




Figure 7

U.S. Patent

May 22, 2001

Sheet 8 of 10

US 6,236,608 B1




Figure 8A

U.S. Patent

May 22, 2001

Sheet 9 of 10

US 6,236,608 B1




Figure 8B

U.S. Patent

May 22, 2001

Sheet 10 of 10

US 6,236,608 B1




Figure 9

## TECHNIQUE TO IMPROVE THE SOURCE LEAKAGE OF FLASH EPROM CELLS DURING SOURCE ERASE

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates to flash EPROM cells and methods for their construction. More particularly, the current invention relates to reducing leakage during source erase of a flash EPROM cell. More specifically, the present invention provides a new erase technique that reduces leakage during source erase of a flash EPROM cell.

#### 2. Discussion of Related Art

Erasable programmable read-only memory (EPROM) is a form of non-volatile memory. Non-volatile memory devices retain information when power to the device is interrupted and are important in the design of wireless and portable electronic devices. Non-volatile storage choices range from mask read-only memory (ROM), ultraviolet EPROM (UV-EPROM), flash EPROM and electrically erasable EPROM (EEPROM).

EPROM devices typically lack the density of ROM disks but are more flexible since coded changes can be readily accommodated. EPROM devices offer the further advantage of rapid access since reading and writing to these types of devices is not delayed by latency periods.

Flash EPROM offers some of the advantages of EEPROM with the lower cost of UV-EPROM. All forms of EPROM use electrical injection methods to program individual memory cells but differ in the method of memory cell erasure. Ultraviolet light irradiation is used to erase UV-EPROM memory cells. This method is non-selective and requires removal of memory cells from the system for erasure. EEPROM systems use Fowler-Nordheim tunneling to erase single cells which offers reprogramming flexibility, high density and convenience, since removal of memory cells from the device is not required for erasure.

Flash EPROM also uses Fowler-Nordheim tunneling for non-selective memory cell erasure. Thus, flash EPROM provides the convenience and high density of EEPROM with the low cost of conventional UV-EPROM. Therefore, flash EPROM has become the storage method of choice in many portable consumer devices such as cell phones and hand held personal computers.

Two different methods, which employ Fowler-Nordheim tunneling, are typically used to erase flash EPROM cells. In channel or substrate erase, a positive bias of about 10.0 V is applied to the substrate of the memory cell. Similarly, a negative bias of about -5.0 V is applied to the gate of the memory cell. Electron tunneling from the gate to the substrate then erases the memory cell. Channel erase requires source isolation by the triple well process, which is complicated and expensive.

Source erase is identical to substrate erase except that a positive bias of about 5.0 V is applied to the source of the memory cell while a negative bias of about -10.0 V is applied to the gate of the memory cell. Since source erase does not require source isolation by the triple well process it is simpler and less expensive to implement than channel erase.

However, a significant problem with source erase of flash EPROM cells is source diode leakage to the substrate during erasure. Source diode leakage lengthens the time required to erase a flash EPROM, degrades performance and must be minimized to increase source erase speed.

Three different mechanisms have been identified as contributing to source diode leakage during source erase. Thermal leakage, which is intrinsic to any tunneling process, is small and independent of electric field. Avalanche multiplication is electric field dependent and can become very large if the cell is not optimized during fabrication.

Band to band tunneling leakage is a fundamental problem with source erase, particularly at high electrical field and reduced channel width (C. Chang et al., *Tech. Dig. IEDM*, 714, 1987; H. Kume et al., *Tech. Dig. IEDM*, 560, 1987). Band to band tunneling leakage wastes power since some of the diode current is dissipated in the substrate during erasure. Furthermore, constant source voltage is difficult to maintain in the presence of this type of leakage, which places significant demand on the charge pump capacitor. Thus, the difficulties caused by band to band leakage in generating and maintaining the voltage required to erase the device are frequently the limiting factor in erasure of flash EPROM cells.

FIG. 1 illustrates a conventional method used to erase a flash EPROM cell. Shown in FIG. 1 are conventional source and gate pulse profiles as a function of time. The source pulse height 102 is about 5.0 V while the gate pulse height 104 is about -10.0 V during memory cell erasure. The gate pulse height 102 and source pulse height 104 strongly affect the erase speed and are typically adjusted to maximize electron tunneling from the floating gate to the source. However, optimizing erasure rate increases the magnitude of the source to gate electric field, thus causing significant band to band tunneling leakage.

The relationship of conventional erase techniques and band to band tunneling leakage may be understood with reference to FIGS. 2, 3 and 4. Shown in FIG. 2 is a stacked gate 220 disposed on a semiconductor substrate 212. The stacked gate 220 may be made by conventional methods well known in the art. Stacked gate 220 is comprised of tunnel oxide layer 204, a floating gate 206, insulating layer 208 and the control gate 210. Floating gate 206 and control gate 210 are typically different polysilicon layers. Source 216 forms an electrical junction with the stacked gate 220 at the source edge 222 under the stacked gate edge 224.

Typically, in a programmed cell a residual electric field of about -2.0 V to about -3.0 V exists between the source 216 and the stacked gate 220. Thus, applying a voltage of between about -10.0 V and about -12.0 V to the control gate 210 instantaneously results in an effective voltage of between about -12.0 V to about -15.0 V in floating gate 206. Therefore, a high electric field exists in the floating gate 206 upon initial voltage application until some of the electrons tunnel to source 216. The voltage in the floating gate eventually reaches a constant value as excess electrons tunnel to the source.

The dependence of floating gate voltage on time after initial voltage application to the control gate is graphically depicted in FIG. 3. The vertical axis represents the voltage of the floating gate while the horizontal axis represents time. Line 302 in FIG. 3 reaches a constant value as a function of time. The electric field in the floating gate changes from an initial value of about -12.0 V to a constant value of about -6.0 V within about 100  $\mu$ sec. Thus, the electric field in the floating is diminished by a factor of about 2 during about 100  $\mu$ sec. The change in voltage reflects tunneling of electrons to the source.

However, as previously mentioned, the high initial electric field in the floating gate results in a large source diode current due to band to band tunneling leakage. FIG. 4

graphically illustrates the relationship between source diode leakage caused by band to band tunneling as a function of time after initial application of voltage to the control gate. The horizontal axis represents the amount of leakage to the substrate from the source diode caused by band to band tunneling while the horizontal axis represents time. Line 402 rapidly decays from an initial value of about 100  $\mu$ A to a constant value of about 10 nA in about 100  $\mu$ sec. Thus, the amount of current leaked into the source is diminished by a factor of about ten in 100  $\mu$ sec. As can be seen from FIG. 4 a significant percentage of source diode leakage occurs after initial application of voltage to the control gate.

FIGS. 3 and 4 demonstrate that a significant problem in source erase is the high initial electric field in the floating gate, which consequently results in high initial source diode leakage. As electrons are removed from the floating gate source diode leakage is also reduced.

It has become apparent that as flash EPROM devices shrink in size and increase in density that new methods of reducing source diode leakage are necessary. Thus, what is needed is a new erase technique that minimizes band to band tunneling leakage during source erase. More particularly, what is required is a method that reduces the magnitude of source diode leakage caused by high initial electric field in the floating gate.

#### SUMMARY OF THE INVENTION

The present invention addresses this need by providing a new method that reduces initial source diode leakage by varying the gate pulse height during source erase while the source pulse height is held substantially constant. Importantly, the method of the present invention reduces source diode leakage caused by high initial electric field in the floating gate.

The method of the current invention provides a first voltage pulse of low magnitude to the gate of the semiconductor device, which reduces the initial electric field in the floating gate in comparison to prior art methods. Consequently, source diode leakage to the substrate is significantly diminished. Then, after the voltage of the floating gate has declined to a substantially constant value, a second voltage pulse of high magnitude is applied to the gate of the semiconductor device. Thus, the method of the present invention offers the advantage of rapid source erase with a high magnitude voltage pulse and low source diode leakage. Furthermore, the method of the current invention is most useful in modern semiconductor devices of decreasing channel length where the capacity of source charge pumps is particularly limited.

In one aspect, the present invention provides a method for erasing a semiconductor device that includes applying a voltage pulse at the source of the semiconductor device and a multiple step voltage pulse of the opposite polarity at the gate of the semiconductor device. The multiple step voltage pulse includes at least a first voltage pulse and a second voltage pulse at the gate of the semiconductor device. The second voltage pulse is greater in magnitude than the first voltage pulse.

In a first embodiment, the multiple step voltage pulse applied at the gate includes applying the first voltage pulse for a first time interval,  $t_1$ , and the second voltage pulse for a second time interval,  $t_2$ . The voltage pulse at the source of the semiconductor device is applied for a third time interval,  $t_3$ . In this embodiment, a voltage pulse applied at the source of the semiconductor device is substantially constant, and the multiple step voltage pulse at the gate and the voltage

pulse at the source are substantially coincidental in time ( $t_1+t_2=t_3$ ). Note that this is not a required condition as  $t_1+t_2$  may also be greater than or less than  $t_3$ .

In a second embodiment, the voltage pulse applied at the source of the semiconductor device includes applying a first voltage pulse for a first time interval,  $t_1$ , and a substantially identical second voltage pulse for a third time interval,  $t_3$ . A second time interval,  $t_2$ , where the voltage applied to the source is about zero separates  $t_1$  and  $t_3$ . The multistep voltage pulse applied at the gate of the semiconductor device is substantially coincidental with  $t_1+t_2+t_3$ . In this embodiment, the multiple step voltage pulse includes applying a third voltage pulse for a fourth time interval,  $t_4$ , and a fourth higher voltage pulse for a fifth time interval,  $t_5$ , where  $t_1+t_2+t_3=t_4+t_5$ . Note that this is not a required condition as  $t_1+t_2+t_3$  may also be greater or less than  $t_4+t_5$ .

In a third embodiment, the voltage pulse applied at the source of the semiconductor device includes applying a first voltage pulse for a first time interval,  $t_1$ , and a substantially identical second voltage pulse for a third time interval,  $t_3$ . A second time interval,  $t_2$ , where the voltage applied to the source is about zero separates  $t_1$  and  $t_3$ . In this embodiment, the multiple step voltage pulse includes applying a third voltage pulse for a fourth time interval,  $t_4$ , and a fourth higher voltage pulse for a sixth time interval,  $t_6$ . A fifth time interval,  $t_5$ , the voltage applied to the gate is about zero separates  $t_4$  and  $t_6$ . In this embodiment,  $t_1+t_2+t_3=t_4+t_5+t_6$ . Note that this is not a required condition as  $t_1+t_2+t_3$  may also be greater than or less than  $t_4+t_5+t_6$ . The multiple step voltage pulse and the voltage pulse are substantially coincidental in time.

In another aspect, the present invention provides a method for erasing a semiconductor device that includes applying a substantially constant positive voltage pulse for a first time interval,  $t_1$ , at the source of the semiconductor device. A first and then a second negative voltage pulse are also applied at the gate of the semiconductor device for a second and third time interval,  $t_2$  and  $t_3$ , respectively. The second negative voltage pulse is greater in magnitude than the first negative voltage pulse. The negative and positive voltage pulses are substantially coincidental in time.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be better understood by reference to the following description taken in conjunction with the accompanying drawings in which:

FIG. 1 illustrates conventional source and gate pulse profiles as a function of time;

FIG. 2 illustrates a conventional stacked gate on a semiconductor substrate;

FIG. 3 illustrates the dependence of floating gate voltage on time;

FIG. 4 illustrates the dependence of source diode leakage on time;

FIG. 5 illustrates source and gate pulse profiles as a function of time for a first embodiment of the present invention;

FIG. 6 illustrates source and gate pulse profiles as a function of time for a second embodiment of the present invention;

FIG. 7 illustrates source and gate pulse profiles as a function of time for a third embodiment of the present invention;

FIG. 8A illustrates a digitizing oscilloscope scan of source erasure for a prior art method;

FIG. 8B illustrates source leakage measurement with a resistor at the substrate terminal; and

FIG. 9 illustrates a digitizing oscilloscope scan of source erasure using the method of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to preferred embodiments of the invention. Examples of preferred embodiments are illustrated in the accompanying drawings. While the invention will be described in conjunction with preferred embodiments, it will be understood that it is not intended to limit the invention to these preferred embodiments. To the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims.

The present invention provides a method that reduces initial source diode leakage by changing the gate pulse height during source erase while holding the source pulse height substantially constant. The method of the present invention reduces source diode leakage caused by high initial electric field in the floating gate.

In a first embodiment, the present invention provides a method for erasing a semiconductor device that employs a multistep gate voltage pulse to minimize source diode leakage. FIG. 5 illustrates the source and gate pulse profiles of one embodiment of the current invention as a function of time.

Initially, the voltage 502 applied to the source of the semiconductor device is about zero. After a period of time represented by  $t_x$  a voltage pulse 504 is applied to the source of a semiconductor device as shown in FIG. 5. The voltage pulse 504 may be equivalent to the maximum allowable source pulse height. In one embodiment, the voltage pulse 504 is between about 4.0 V and about 5.0 V. In a more specific embodiment, the voltage pulse 504 is about 4.5 V.

Voltage pulse 504 may be applied for a time interval, represented by  $t_3$  in FIG. 5. In one embodiment,  $t_3$  is between about 100  $\mu$ sec and about 100 msec. In a more specific embodiment,  $t_3$  is about 500  $\mu$ sec. Voltage pulse 504 is substantially constant during time interval  $t_3$ . After time interval  $t_3$  has elapsed, the voltage 506 applied to the source of the semiconductor device drops to about zero.

The initial voltage 508 applied to the gate of the semiconductor device is about zero. After a period of time represented by  $t_y$ , voltage pulse 510 is applied to the gate of the semiconductor device as shown in FIG. 5. The period of time  $t_y$  may larger, smaller or equal to the period of time  $t_x$ . Generally, voltage pulse 510 will be less than the maximum allowable gate pulse height. In one embodiment, voltage pulse 510 is between about -4.0 V and about -6.0 V. In a more specific embodiment, voltage pulse 510 is about -5.0 V.

Voltage pulse 510 may be applied for a time interval represented by  $t_1$  in FIG. 5. In one embodiment,  $t_1$  is between about 250  $\mu$ sec and about 500  $\mu$ sec. In a more specific embodiment,  $t_1$  is about 300  $\mu$ sec. Voltage pulse 510 is substantially constant during time interval  $t_1$ .

After time interval  $t_1$  has elapsed, voltage pulse 512 may be applied to the gate of the semiconductor device. Generally, voltage pulse 512 will be about the maximum allowable gate pulse height. Usually, voltage pulse 512 will be greater in magnitude than voltage pulse 510. In one embodiment, the voltage pulse is between about -9.0 V and

about -11.0 V. In a more specific embodiment, voltage pulse 512 is about -10.0 V.

Voltage pulse 512 may be applied for a time interval, represented by  $t_2$  in FIG. 5. In one embodiment,  $t_2$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_2$  is about 200  $\mu$ sec. Voltage pulse 510 is substantially constant during time interval  $t_2$ . After time interval  $t_2$  has elapsed, the voltage 514 applied to the gate of the semiconductor device drops to about zero.

The source and gate voltage pulses will usually be applied at about the same time during source erasure, although this is not an essential condition. The time intervals for the source and gate voltage pulses may be about the same ( $t_1+t_2=t_3$ ). Note that this is not a required condition as  $t_1+t_2$  may also be greater than or less than  $t_3$ . In the exemplified embodiment,  $t_1=t_2$  which also is not a required condition since  $t_1$  may also be greater or less than  $t_2$ .

Importantly, the gate voltage pulse sequence may be applied in more than two steps. For example, the gate voltage pulse may be varied in a sequence comprising 0.0 V to -2.0 V to -5.0 V to -7.0 V to -10.0 V. Alternatively, the gate voltage may be steadily decreased from about 0.0 V to about -10.0 V without distinct steps, like a ramp voltage.

FIG. 6 illustrates the source and gate pulse profiles as a function of time for a second embodiment of the current invention. In this embodiment, the source pulse profile has been altered to reduce system noise due to switching of levels, which are derived from charge pumps.

Referring now to FIG. 6, the voltage 602 initially applied to the source of the semiconductor device is about zero. Voltage pulse 604 is then applied to the source of a semiconductor device after a period of time represented by  $t_x$  as shown in FIG. 6. Voltage pulse 604 may be the maximum allowable source pulse height. In one embodiment, voltage pulse 604 is between about 4.0 V and about 5.0 V. In a more specific embodiment, voltage pulse 604 is about 4.5 V.

Voltage pulse 604 may be applied for a time interval, which is represented by  $t_1$  in FIG. 6. In one embodiment,  $t_1$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_1$  is about 200  $\mu$ sec. Voltage pulse 604 is substantially constant for time interval  $t_1$ .

After time interval  $t_1$  has elapsed, the voltage 606 applied to the source of the semiconductor device is reduced to about zero for a time interval represented by  $t_2$  in FIG. 6. As explained before, voltage break 606 reduces system noise. Generally,  $t_2$  is much smaller than  $t_1$ . In one embodiment,  $t_2$  is between about 10  $\mu$ sec and about 30  $\mu$ sec. In a more specific embodiment,  $t_2$  interval is about 20  $\mu$ sec.

After time interval  $t_2$  has elapsed, voltage pulse 608 is applied to the source of a semiconductor device as shown in FIG. 6. Voltage pulse 608 may be equivalent to the maximum allowable source pulse height. Usually, voltage pulse 608 is substantially identical to voltage pulse 604. In one embodiment, voltage pulse 608 is between about 4.0 V and about 5.0 V. In a more specific embodiment, voltage pulse 608 is about 4.5 V.

Voltage pulse 608 may be applied for a time interval represented by  $t_3$  in FIG. 6. In one embodiment,  $t_3$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_3$  is about 200  $\mu$ sec. Voltage pulse 608 is substantially constant during time interval  $t_3$ . After time interval  $t_3$  has elapsed, the voltage 610 applied to the gate of the semiconductor device drops to about zero.

The initial voltage 612 applied to the gate of the semiconductor device is about zero. After a period of time

represented by  $t_y$ , voltage pulse 614 is applied to the gate of the semiconductor device as shown in FIG. 6. The period of time  $t_y$  may be larger, smaller or equal to the period of time  $t_x$ . Usually, voltage pulse 614 will be less than the maximum allowable gate pulse height. In one embodiment, voltage pulse 614 is between about -4.0 V and about -6.0 V. In a more specific embodiment, voltage pulse 614 is about -5.0 V.

Voltage pulse 614 may be applied for a time interval represented by  $t_4$  in FIG. 6. In one embodiment,  $t_4$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_4$  is about 210  $\mu$ sec. Voltage pulse 614 is substantially constant during time interval  $t_4$ .

After time interval  $t_4$  has elapsed, voltage pulse 616 may be applied to the gate of the semiconductor device. Generally, voltage pulse 616 will be about the maximum allowable gate pulse height. Usually, voltage pulse 616 is greater in magnitude than voltage pulse 614. In one embodiment, voltage pulse 616 is between about -9.0 V and about -11.0 V. In a more specific embodiment, voltage pulse 616 is about -10.0 V.

Voltage pulse 616 may be applied for a time interval, represented by  $t_5$  in FIG. 6. In one embodiment,  $t_5$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_5$  is about 210  $\mu$ sec. Voltage pulse 616 is substantially constant during time interval  $t_5$ . After time interval  $t_5$  has elapsed, the voltage 618 applied to the gate of the semiconductor device is reduced to about zero.

The source and gate voltage pulses will usually be applied at about the same time during source erasure, although this is not an essential condition. The time intervals for the source and gate voltage pulses may be about the same ( $t_1+t_2+t_3=t_4+t_5$ ). Note that this is not a required condition as  $t_1+t_2+t_3$  may also be greater or less than  $t_4+t_5$ . In the exemplified embodiment,  $t_1=t_3$  and  $t_4=t_5$  which also are not required conditions since  $t_1$  may also be greater or less than  $t_2$  and  $t_4$  may also be greater or less than  $t_5$ .

FIG. 7 illustrates the source and gate pulse profiles as a function of time for a third embodiment of the current invention. In this embodiment, both the source and gate pulse profiles have been altered to reduce system noise.

Referring now to FIG. 7, the voltage 702 initially applied to the source of the semiconductor device is about zero. Voltage pulse 704 is then applied to the source of a semiconductor device after a period of time represented by  $t_x$  as shown in FIG. 7. Voltage pulse 704 may be the maximum allowable source pulse height. In one embodiment, voltage pulse 704 is between about 4.0 V and about 6.0 V. In a more specific embodiment, voltage pulse 704 is about 5.0 V.

Voltage pulse 704 may be applied for a time interval, which is represented by  $t_1$  in FIG. 7. In one embodiment,  $t_1$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_1$  is about 200  $\mu$ sec. Voltage pulse 704 is substantially constant for time interval  $t_1$ .

After time interval  $t_1$  has elapsed, the voltage 706 applied to the source of the semiconductor device is reduced to about zero for a time interval represented by  $t_2$  in FIG. 7. Generally,  $t_2$  is much smaller than  $t_1$ . In one embodiment,  $t_2$  is between about 10  $\mu$ sec and about 30  $\mu$ sec. In a more specific embodiment,  $t_2$  interval is about 20  $\mu$ sec.

After time interval  $t_2$  has elapsed, voltage pulse 708 is applied to the source of a semiconductor device as shown in FIG. 6. Voltage pulse 708 may be equivalent to the maximum allowable source pulse height. Usually, voltage pulse 708 is substantially identical to voltage pulse 704. In one embodiment, voltage pulse 708 is between about 4.0 V and

about 6.0 V. In a more specific embodiment, voltage pulse 708 is about 5.0 V.

Voltage pulse 708 may be applied for a time interval represented by  $t_3$  in FIG. 6. In one embodiment,  $t_3$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_3$  is about 200  $\mu$ sec. Voltage pulse 708 is substantially constant during time interval  $t_3$ . After time interval  $t_3$  has elapsed, the voltage 710 applied to the source of the semiconductor device is reduced to about zero.

The voltage 712 initially applied to the gate of the semiconductor device is about zero. After a period of time represented by  $t_y$ , voltage pulse 714 is applied to the gate of a semiconductor device as shown in FIG. 7. The period of time  $t_y$  may be larger, smaller or equal to the period of time  $t_x$ .

In one embodiment, voltage pulse 714 is between about -4.0 V and about -6.0 V. In a more specific embodiment, the first voltage pulse 714 is about -5.0 V.

Voltage pulse 714 may be applied for a time interval represented by  $t_4$  in FIG. 7. In one embodiment,  $t_4$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_4$  is about 200  $\mu$ sec. Voltage pulse 714 is substantially constant during time interval  $t_4$ .

After  $t_4$  has elapsed, the voltage 716 applied to the gate of the semiconductor device is reduced to about zero for a time interval represented by  $t_5$  in FIG. 7. Voltage break 716, as explained before, causes system noise reduction. Usually,  $t_5$  is much smaller than  $t_4$ . In one embodiment, time interval  $t_5$  is between about 10  $\mu$ sec and about 30  $\mu$ sec. In a more specific embodiment, time interval  $t_5$  is about 20  $\mu$ sec.

After time interval  $t_5$  has elapsed, voltage pulse 718 is applied to the gate of a semiconductor device as shown in FIG. 7. Usually, voltage pulse 718 is greater than voltage pulse 714. In one embodiment, voltage pulse 718 is between about -9.0 V and about -11.0 V. In a more specific embodiment, voltage pulse 718 is about -10.0 V.

Voltage pulse 718 may be applied for a time interval represented by  $t_6$  in FIG. 7. In one embodiment,  $t_6$  is between about 100  $\mu$ sec and about 300  $\mu$ sec. In a more specific embodiment,  $t_6$  is about 200  $\mu$ sec. Voltage pulse 718 is substantially constant during time interval  $t_6$ . After time interval  $t_6$  has elapsed, the voltage 720 applied to the gate of the semiconductor device is reduced to about zero.

The source and gate voltage pulses will usually be applied at about the same time during source erasure although this is not an essential condition. The time intervals for the source and gate voltage pulses may be about the same ( $t_1+t_2+t_3=t_4+t_5+t_6$ ). Note that this is not a required condition as  $t_1+t_2+t_3$  may also be greater or less than  $t_4+t_5+t_6$ . In the exemplified embodiment,  $t_1=t_3$ ,  $t_2=t_5$  and  $t_4=t_6$  which also are not required conditions since  $t_1$  may also be greater or less than  $t_3$ ,  $t_2$  may also be greater or less than  $t_5$  and  $t_4$  may also be greater or less than  $t_6$ .

#### EXAMPLE

The following example describes specific aspects of the invention to illustrate the invention and also provide a description of the experimental conditions to aid those of skill in the art in understanding and practicing the invention. The example should not be construed as limiting the invention in any manner.

FIG. 8A illustrates a digitizing oscilloscope scan using a prior art method for source erasure. The vertical axis represents source leakage current while the horizontal axis represents time.

The source leakage current is measured with a resistor at the substrate terminal as illustrated in FIG. 8B. Shown in

FIG. 8B is a stacked gate 820 disposed on a semiconductor substrate 812. The stacked gate 820 may be made by conventional methods well known in the art. Stacked gate 820 is comprised of tunnel oxide layer 826, a floating gate 828, oxide layer 830 and the control gate 832. Floating gate 828 and control gate 832 are typically different polysilicon layers. Source 816 and drain 834 are partially disposed under the stacked gate 820. A source pulse is applied at source 816 and a gate pulse is applied at stacked gate 820. The source leakage is measured by resistor 840 attached to the substrate terminal as shown which is connected to oscilloscope 842.

Referring now to FIG. 8A, the resistance of the substrate used in this example was about 1 MΩ. Here, the voltage pulse 802 applied at the source is about 5.0 V for a time interval of 5.5 msec and is offscale since the scale of the vertical axis of the scan is from 0-1 V which is equal 0-1 μA. The gate is pulsed first at about -10.0 V for about 3.0 msec at 804 and at about -10.0 V at 806 for about 2.0 msec. Thus, the applied voltage at both the source and the gate is constant. The average leakage 808 is about 900 nA.

FIG. 9 illustrates a digitizing oscilloscope scan using the method of the current invention for source erasure. The vertical axis represents voltage and current while the horizontal axis represents time. The resistance of the substrate used in this example was about 1 MΩ. Here, the voltage pulse 902 at the source is again about 5.0 V for a time interval of 5.5 msec and is offscale. The gate is pulsed first at about -5.0 V for about 3.0 msec and at about -10 V for about 2.0 msec at 906. The leakage is about 150 nA for the first pulse at 908 and about 350 nA at 910 for the second pulse.

This above example shows the efficacy of the method of the present invention in reducing source diode leakage during source erasure.

The described embodiments of the present invention offer significant advantages over the prior art. FIG. 4 demonstrated that a significant amount of source diode leakage occurred immediately following initial application of voltage to the control gate. The method of the current invention provides a first voltage pulse of low magnitude to the gate of the semiconductor device, which reduces the initial electric field in the floating gate in comparison to prior art methods. Consequently, source diode leakage to the substrate is significantly diminished. Then, after the voltage of the floating gate has declined to a substantially constant value, a second voltage pulse of high magnitude is applied to the gate of the semiconductor device. Thus, the method of the present invention offers the advantage of rapid source erase with a high magnitude voltage pulse and low source diode leakage. Furthermore, the method of the current invention is most useful in modern semiconductor devices of decreasing channel length where the capacity of source charge pumps is particularly limited.

Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims.

Furthermore, it should be noted that there are alternative ways of implementing the process of the present invention. For example, the gate pulse profile illustrated in FIG. 7 could be combined with the source profile illustrated in FIG. 5. Different time intervals and voltages could be used to implement the current invention. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details

given herein, but may be modified within the scope and equivalents of the appended claims.

What is claimed is:

1. A method for erasing a semiconductor device comprising:
  - applying a voltage pulse at the source of the semiconductor device; and
  - applying a multiple step voltage pulse of the opposite polarity, said multiple step voltage pulse having at least a first voltage pulse and a second voltage pulse, at the gate of the semiconductor device;

wherein said second voltage pulse is greater in magnitude than said first voltage pulse.
2. The method of claim 1, wherein the multiple step voltage pulse comprises:
  - applying the first voltage pulse for a first time interval; and
  - applying the second voltage pulse for a second time interval;

wherein the first and second time intervals are substantially coincident with applying the voltage pulse at the source of the semiconductor device.
3. The method of claim 1, wherein the voltage pulse at the source of the semiconductor device is between about 4.0 V and about 6.0 V.
4. The method of claim 1, wherein the voltage pulse at the source of the semiconductor device is about 5.0 V.
5. The method of claim 1, wherein the voltage pulse at the source of the semiconductor device comprises applying for a third time interval.
6. The method of claim 5, wherein the third time interval is between about 100 μsec and about 100 msec.
7. The method of claim 5, wherein the third time interval is about 500 μsec.
8. The method of claim 1, wherein the first voltage pulse is between about -4.0 V and about -6.0 V.
9. The method of claim 1, wherein the first voltage pulse is about -5.0 V.
10. The method of claim 1, wherein the second voltage pulse is between about -9.0 V and about -11.0 V.
11. The method of claim 1, wherein the second voltage pulse is about -10.0 V.
12. The method of claim 2, wherein the first time interval is between about 250 μsec and about 500 μsec.
13. The method of claim 2, wherein the first time interval is about 300 μsec.
14. The method of claim 2, wherein the second time interval is between about 100 μsec and about 300 μsec.
15. The method of claim 2, wherein the second time interval is about 200 μsec.
16. The method of claim 1, wherein the voltage pulse at the source of the semiconductor device further comprises:
  - applying a third voltage pulse for a first time interval; and
  - applying a substantially identical fourth voltage pulse for a third time interval;

wherein the first time interval and the third time interval are separated by a second time interval during which no voltage is applied to the source of the semiconductor device.
17. The method of claim 16, wherein the third voltage pulse and the fourth voltage pulse are about 5.0 V.
18. The method of claim 16, wherein the first time interval is substantially identical to the third time interval.
19. The method of claim 16, wherein the first time interval and the third time interval are greater than the second time interval.

US 6,236,608 B1

11

20. The method of claim 16, wherein the first time interval is between about 100  $\mu$ sec and about 300  $\mu$ sec, the second time interval is between about 10  $\mu$ sec and about 30  $\mu$ sec and the third time interval is between about 100  $\mu$ sec and about 300  $\mu$ sec.

21. The method of claim 16, wherein the first time interval is about 200  $\mu$ sec, the second time interval is about 20  $\mu$ sec and the third time interval is about 200  $\mu$ sec.

22. The method of claim 16, wherein the multiple step voltage pulse at the gate of the semiconductor device comprises:

applying the first voltage pulse for a fourth time interval;  
and

applying the second voltage pulse for a sixth time interval;

wherein the first voltage pulse and the second voltage pulse are separated by a fifth time interval during which no voltage is applied to the gate of the semiconductor device.

23. The method of claim 22, wherein the first voltage pulse is about -5.0 V and the second voltage pulse is about -10.0 V.

24. The method of claim 22, wherein the fourth time interval is between about 100  $\mu$ sec and about 300  $\mu$ sec, the

12

fifth time interval is between about 10  $\mu$ sec and about 30  $\mu$ sec and the sixth time interval is between about 100  $\mu$ sec and about 300  $\mu$ sec.

25. The method of claim 22, wherein the fourth time interval is about 200  $\mu$ sec, the fifth time interval is about 20  $\mu$ sec and the sixth time interval is about 200  $\mu$ sec.

26. A method for erasing a semiconductor device comprising:

applying a constant positive voltage pulse for a first time interval at the source of the semiconductor device;

applying a first negative voltage pulse for a second time interval at the gate of the semiconductor device; and

applying a second negative voltage pulse for a third time interval at the gate of the semiconductor device;

wherein said second negative voltage pulse is greater in magnitude than said first negative voltage pulse.

27. The method of claim 26, wherein the constant positive voltage pulse is about 5.0 V.

28. The method of claim 26, wherein the first negative voltage pulse is about -5.0 V and the second negative voltage pulse is about -10.0 V.

\* \* \* \* \*

---

## **EXHIBIT B**

---

(12) **United States Patent**  
 Ratnam

(10) **Patent No.:** US 6,303,959 B1  
 (45) **Date of Patent:** Oct. 16, 2001

(54) **SEMICONDUCTOR DEVICE HAVING REDUCED SOURCE LEAKAGE DURING SOURCE ERASE**

(75) Inventor: **Perumal Ratnam**, Fremont, CA (US)

(73) Assignee: **Alliance Semiconductor Corporation**, Santa Clara, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/375,751**

(22) Filed: **Aug. 25, 1999**

(51) **Int. Cl. 7** ..... **H01L 29/76**

(52) **U.S. Cl.** ..... **257/314; 257/314; 257/315;**

**257/381; 257/637; 257/639; 438/954**

(58) **Field of Search** ..... **257/314, 315, 257/381, 385, 637, 639; 438/954**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,120,671	6/1992	Tang et al.	437/43
5,470,773	11/1995	Liu et al.	437/43
5,570,314 *	10/1996	Gill	365/185.1
5,631,482 *	5/1997	Hong	257/326
5,675,161 *	10/1997	Thomas	257/316
5,736,765 *	4/1998	Oh et al.	257/321
5,757,051 *	5/1998	Wu et al.	257/368
5,760,435 *	6/1998	Pan	257/314
5,877,425 *	3/1999	Ahn	257/321
5,925,906 *	7/1999	Tanaka	257/314
5,981,993 *	11/1999	Cho	257/311
6,018,178 *	1/2000	Sung	257/316
6,028,336 *	2/2000	Yuan	257/315

FOREIGN PATENT DOCUMENTS

405067791 \* 3/1993 (JP) ..... 257/314

OTHER PUBLICATIONS

Chang, et al., "Corner-Field Induced Drain Leakage In Thin Oxide MOSFETs," *IEDM Technical Digest*, 31.2, pp. 714-717 (1987).

Kume, et al., "A Flash-Erase EEPROM Cell With An Asymmetric Source and Drain Structure," *IEDM Technical Digest*, 25.8, pp. 560-563 (1987).

Yokozawa, et al., "Low-Field-Stress Erasing Scheme for Highly-Reliable Flash Memories," *NEC ULSI Device Development Laboratories*, 24 pages, Feb. 12, 1997.

\* cited by examiner

*Primary Examiner*—Eddie Lee

*Assistant Examiner*—Edgardo Ortiz

(74) *Attorney, Agent, or Firm*—Beyer Weaver & Thomas, LLP


(57) **ABSTRACT**

In one aspect, the current invention provides a method for reducing the source leakage of a semiconductor device. The method comprises the steps of stacked gate etch, thin oxide formation, SAS etch, spacer formation and source implant on the semiconductor substrate.

In a second aspect, the current invention provides another method for reducing the source leakage of a semiconductor device. The method comprises the steps of stacked gate etch, first oxide layer formation, first source implant, annealing, SAS etch, second oxide layer formation, spacer formation, and second source implant.

In yet another aspect, the current invention provides a novel semiconductor device. The semiconductor device is comprised of a stacked gate provided on a portion of a semiconductor substrate, a first oxide layer appended to the stacked gate, a second oxide layer formed on the first oxide layer and a spacer formed on the second oxide layer. The semiconductor device also has a doped source region having a first doped region disposed under the edge of the stacked gate and a second doped region disposed at the edge of the doped source region under the stacked gate. The second doped region has a higher concentration of dopant than the first doped region, which reduces source leakage of the semiconductor device.

17 Claims, 15 Drawing Sheets






Figure 1

PRIOR ART

U.S. Patent

Oct. 16, 2001

Sheet 2 of 15

US 6,303,959 B1




Figure 2A  
PRIOR ART




Figure 2B  
PRIOR ART




Figure 3

PRIOR ART




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13

U.S. Patent

Oct. 16, 2001

Sheet 14 of 15

US 6,303,959 B1




Figure 14A




Figure 14B

U.S. Patent

Oct. 16, 2001

Sheet 15 of 15

US 6,303,959 B1




Figure 15

## SEMICONDUCTOR DEVICE HAVING REDUCED SOURCE LEAKAGE DURING SOURCE ERASE

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates to flash EPROM cells and methods for their construction. More particularly, the current invention relates to reducing leakage during source erase of flash EPROM cells. More specifically, the present invention provides new process techniques that reduce source leakage during source erase of flash EPROM cells. The current invention also provides novel semiconductor devices with a differentially doped source region that reduces leakage during source erase.

#### 2. Discussion of Related Art

Erasable programmable read-only memory (EPROM) is a form of non-volatile memory. Non-volatile memory devices retain information when power to the device is interrupted and thus are important in the design of wireless and portable electronic devices. Non-volatile storage choices range from mask read-only memory (ROM), ultraviolet EPROM (UVEPROM), flash EPROM and electrically erasable EPROM (EEPROM).

EPROM devices typically lack the density of ROM disks but are more flexible since coded changes can be accommodated. EPROM devices offer the further advantage of rapid access since reading and writing to these types of devices is not delayed by the latency periods characteristic of ROM devices.

Flash EPROM offers some of the advantages of EEPROM with the lower cost of UV-EPROM. All forms of EPROM use electrical injection methods to program individual memory cells but differ in the method of memory cell erasure. Ultraviolet light irradiation is used to erase UV-EPROM memory cells. This method is non-selective and requires removal of memory cells from the system for erasure. EEPROM systems use Fowler-Nordheim tunneling to erase single cells which offers reprogramming flexibility, high density and convenience, since removal of memory cells from the device is not required for erasure.

Flash EPROM also uses Fowler-Nordheim tunneling for non-selective memory cell erasure. Thus, flash EPROM provides the convenience and high density of EEPROM with the low cost of conventional UV-EPROM. Therefore, flash EPROM has become the storage method of choice in many portable consumer devices such as cell phones and hand held personal computers.

Two different methods, which employ Fowler-Nordheim tunneling, are typically used to erase flash EPROM cells. In channel or substrate erase, a positive bias of about 10.0 V is applied to the substrate of the memory cell. Similarly, a negative bias of about -5.0 V is applied to the gate of the memory cell. Electron tunneling from the gate to the substrate then erases the memory cell. Channel erase requires source isolation by the triple well process, which is complicated and expensive.

Source erase is similar to substrate erase except that a positive bias of about 5.0 V is applied to the source of the memory cell while a negative bias of about -10.0 V is applied to the gate of the memory cell. Since source erase does not require source isolation by the triple well process it is simpler and less expensive to implement than channel erase.

However, a significant problem with source erase of flash EPROM cells is source diode leakage to the substrate during

erasure. Source leakage lengthens the time required to erase a flash EPROM and degrades performance. Source diode leakage must be minimized to increase source erase speed.

Three different mechanisms contribute to source diode leakage during source erase. Thermal leakage, which is intrinsic to any diode, is small and independent of electric field. Avalanche multiplication is electric field dependent and can become very large if the cell is not optimized during fabrication.

Band to band tunneling leakage is a fundamental problem with source erase (C. Chang et al., *Tech. Dig. IEDM*, 714, 1987; H. Kume et al., *Tech. Dig. IEDM*, 560, 1987). Band to band leakage wastes power since some of the diode current is dissipated in the substrate during erasure.

Furthermore, constant source voltage is difficult to maintain in the presence of this type of leakage, which places significant demand on the charge pump capacitor. Thus, the difficulties caused by band to band leakage in generating and maintaining the voltage required to erase the device are frequently the limiting factor in source erasing flash cells.

The contour of the junction profile at the source edge under the stacked gate edge in flash EPROM cells strongly influences band to band tunneling. This may be best understood with reference to a prior art process typically used in the fabrication of flash EPROM cells, which is depicted in FIGS. 1-3.

FIG. 1 illustrates a partially fabricated semiconductor device 100 after stack etch. A pair of stacked gates 112 are disposed on a semiconductor substrate 102. Stacked gates 112 are comprised of a tunnel oxide layer 104, a first polysilicon layer 106, an ONO layer 108 and a second polysilicon layer 110. The partially fabricated semiconductor device 100 can be made by conventional methods known to one of skill in the semiconductor arts.

FIG. 2A illustrates the partially fabricated semiconductor device of FIG. 1 after masking, self-aligned source (SAS) etch and mask removal (Tang et al., U.S. Pat. No. 5,120,671). These processing steps are conventional and are well known to one of skill in the semiconductor arts.

SAS etch connects source regions between adjacent cells after stacked gate formation. More specifically, SAS etch etches field oxide regions, which are used to isolate the active regions of flash EPROM cells. Consequently, the source region, formed between field oxide regions of adjacent memory cells, is self-aligned with both the polysilicon word line and the field oxide region. Self-alignment of the source region with the polysilicon word line and the field oxide region increases the density and reduces the cell size of a memory cell. Thus, SAS etch increases the performance and cost-effectiveness of flash EPROM cells.

A significant problem with SAS etch is over etching of the semiconductor substrate 102 at region 116. Note that region 116 of the semiconductor substrate 102, which was exposed to SAS etch, is not level with the stacked gate edge. Contrastingly, regions 115 of the semiconductor substrate which were not exposed to SAS etch are level with the stacked gate edge.

More importantly, the SAS etch creates a gouge in the semiconductor substrate at regions 118 in FIG. 2A, which underlie the edge of stacked gates 112. Furthermore, the integrity of tunnel oxide layer 104 is affected since the stacked gate edge is exposed to the SAS etch conditions. FIG. 2B is an enlarged view of region 118, which illustrates the damage caused by SAS etch. Note that a portion of tunnel oxide layer 104 is etched under layer 106. The undercutting of semiconductor substrate 102 relative to the

stacked gate edge 120 significantly damages the tunnel oxide layer 104. The ragged edge of the semiconductor substrate at 122 affects the uniformity of the subsequent ion implant to create the source region.

FIG. 3 illustrates the partially fabricated semiconductor device of FIG. 2 after SAS masking, source implantation, annealing and removal of the SAS mask. These conventional processing steps provide the source lines in a semiconductor device. Source region 124 has been formed under silicon surface 116. However, since the edge of the source region under the stacked gate 112 was damaged during SAS etch the implant is not uniform. The non-uniform implant in source region 124 leads to non-uniform erase in the flash memory array which is caused by an insufficient dopant dose in the source overlap region with the stacked gates 112. Furthermore, the non-uniform implant in source region 124 leads to excessive leakage caused by band to band tunneling, causing random failure in the array.

Nevertheless, it has become apparent that as flash EPROM cells shrink in size and increase in density that other methods of reducing source diode leakage are necessary. Thus, what is needed are efficient process methods that minimize band to band tunneling leakage caused by SAS etch.

#### SUMMARY OF THE INVENTION

The present invention addresses this need by providing new process methods that minimize source diode leakage. More specifically, the current invention reduces band to band tunneling leakage caused by SAS etch.

In one aspect, the current invention provides a method for reducing the source leakage of a semiconductor device. The method comprises providing a an etched stacked gate disposed on a semiconductor substrate, forming a thin oxide layer on the stacked gate, SAS etch, forming a spacer on the thin oxide layer and performing a source implant on the semiconductor substrate.

The thin oxide layer is formed by deposition and anisotropic etch of thin oxide. The SAS etch comprises the steps of SAS masking of the semiconductor device, field oxide etch and removing the SAS mask. The spacer may be formed by depositing a spacer layer and anisotropically etching the spacer layer. The source implant may be performed by SAS masking of the semiconductor device, implanting the source, annealing and removing the SAS mask. Preferably, the source implant is a phosphorus implant.

In one embodiment, the implanted source region has a first doped region disposed under the edge of the stacked gate and a second doped region disposed at the edge of the doped source region under the stacked gate. The second doped region has a higher concentration of dopant than the first doped region, which reduces source leakage of the semiconductor device. In a more specific embodiment, the second doped region has a dopant concentration of about  $5 \times 10^{19}$  atoms/cm<sup>3</sup> and the first doped region has a dopant concentration of about  $1 \times 10^{19}$  atoms/cm<sup>3</sup>.

In another aspect, the current invention provides another method for reducing the source leakage of a semiconductor device. The method comprises providing an etched stacked gate disposed on a semiconductor substrate, forming a first oxide layer on the stacked gate, performing a first source implant, annealing, SAS etch, forming a second oxide layer on the first oxide layer, forming a spacer on the second oxide layer and performing a second source implant on the semiconductor substrate. Preferably, the first source implant is a phosphorus implant.

In one embodiment, the first oxide layer is between about 50 Å and about 100 Å. In another embodiment, the second oxide layer is between about 200 Å and about 500 Å.

In yet another aspect, the current invention provides a novel semiconductor device. The semiconductor device is comprised of a semiconductor substrate, a stacked gate provided on a portion of the semiconductor substrate, a first oxide layer provided on the edge of the stacked gate and a spacer provided on the first oxide layer. The semiconductor device also has a doped source region having a first doped region disposed under the edge of the stacked gate and a second doped region disposed at the edge of the doped source region under the stacked gate. The second doped region has a higher concentration of dopant than the first doped region, which reduces source leakage of the semiconductor device. Preferably, the doped source region is doped with phosphorus.

In one embodiment, the second doped region has a dopant concentration of about  $5 \times 10^{19}$  atoms/cm<sup>3</sup> and the first doped region has a dopant concentration of about  $1 \times 10^{19}$  atoms/cm<sup>3</sup>. In another embodiment, the stacked gate is comprised of a tunnel oxide layer disposed on the semiconductor substrate, a first polysilicon layer disposed on the tunnel oxide layer, a ONO layer disposed on the first polysilicon layer and a second polysilicon layer disposed on the oxide layer. Preferably, the tunnel oxide layer is between about 60 Å and about 100 Å. In one embodiment, the first polysilicon layer is between about 500 Å and about 1500 Å. In another embodiment, the second polysilicon layer is between about 1000 Å and about 3000 Å. In yet another embodiment, the ONO layer is between about 120 Å and about 200 Å. Preferably, the channel length of the semiconductor device is between about 0.25  $\mu$ m and about 0.50  $\mu$ m.

In a final aspect, the current invention provides another novel semiconductor device. The semiconductor device is comprised of a semiconductor substrate, a stacked gate provided on a portion of the semiconductor substrate, a first oxide layer provided on the edge of the stacked gate, a second oxide layer provided on the first oxide layer and a spacer provided on the second oxide layer. The semiconductor device also has a doped source region having a first doped region disposed under the edge of the stacked gate and a second doped region disposed at the edge of the doped source region under the stacked gate. The second doped region has a higher concentration of dopant than the first doped region, which reduces source leakage of the semiconductor device. Preferably, the doped source region is doped with phosphorus.

In one embodiment, the second doped region has a dopant concentration of about  $5 \times 10^{19}$  atoms/cm<sup>3</sup> and the first doped region has a dopant concentration of about  $1 \times 10^{19}$  atoms/cm<sup>3</sup>. In another embodiment, the stacked gate is comprised of a tunnel oxide layer disposed on the semiconductor substrate, a first polysilicon layer disposed on the tunnel oxide layer, a ONO layer disposed on the first polysilicon layer and a second polysilicon layer disposed on the oxide layer.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be better understood by reference to the following description taken in conjunction with the accompanying drawings in which:

FIG. 1 illustrates a partially fabricated semiconductor device after stack etch;

FIG. 2A illustrates the partially fabricated semiconductor device of FIG. 1 after SAS masking, SAS etch and SAS mask removal;

FIG. 2B illustrates an enlarged view of region 118 depicted in FIG. 2A;

FIG. 3 illustrates the partially fabricated semiconductor device of FIG. 2A after SAS masking, source implantation, annealing and SAS mask removal;

FIG. 4 illustrates a partially fabricated semiconductor device;

FIG. 5 illustrates the partially fabricated semiconductor device of FIG. 4 after SAS etch;

FIG. 6 illustrates the partially fabricated semiconductor device of FIG. 5 after blanket deposition of spacer oxide layer;

FIG. 7 illustrates the partially fabricated semiconductor device of FIG. 6 after spacer etch;

FIG. 8 illustrates the partially fabricated semiconductor device of FIG. 7 after SAS masking, source implant, annealing and SAS mask removal;

FIG. 9 summarizes the process sequence of a first embodiment of the present invention;

FIG. 10 illustrates a partially fabricated semiconductor device;

FIG. 11 illustrates the partially fabricated semiconductor device of FIG. 10 after SAS masking, a first source implant, SAS mask removal, annealing and oxidation, blanket deposition of a first oxide layer and oxide etch;

FIG. 12 illustrates the partially fabricated semiconductor device of FIG. 11 after growth of a second oxide layer on the first oxide layer, SAS masking, SAS etch and SAS mask removal;

FIG. 13 illustrates the partially fabricated semiconductor device of FIG. 12 after blanket deposition of spacer and spacer etch;

FIG. 14A illustrates the partially fabricated semiconductor device of FIG. 13 after SAS masking, a second source implant and SAS mask removal;

FIG. 14B illustrates an enlarged view of stacked gate edge and source implant regions depicted in FIG. 14A; and

FIG. 15 summarizes the process sequence of a second embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Reference will now be made in detail to preferred embodiments of the invention. Examples of preferred embodiments are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that it is not intended to limit the invention to those preferred embodiments. To the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims.

One embodiment of the current invention begins with the partially fabricated semiconductor device 200 shown in FIG. 4. Stacked gates 212, formed by stack etch under conventional conditions, are disposed on semiconductor substrate 202. In one embodiment, the semiconductor substrate 202 is a uniformly lightly p-doped single crystal silicon wafer. The channel length of the partially fabricated semiconductor device may be between about 0.25  $\mu\text{m}$  and about 0.50  $\mu\text{m}$ . Stacked gates 212 are comprised of a tunnel oxide layer 204, a first polysilicon layer 206, an ONO layer 208 and a second polysilicon layer 210. In the described embodiment, the tunnel oxide layer may be between 60  $\text{\AA}$  and about 100  $\text{\AA}$ ,

the first polysilicon layer may be between about 500  $\text{\AA}$  and about 1500  $\text{\AA}$ , the ONO layer may be between about 120  $\text{\AA}$  and about 200  $\text{\AA}$  and the second polysilicon layer may be between about 1000  $\text{\AA}$  and about 3000  $\text{\AA}$ .

Thin oxide layers 248a and 248b, which are appended to the edges of stacked gates 212, are formed after stack etch by deposition and anisotropic etch of thin oxide. In the described embodiment, thin oxide layers 248a and 248b may be between about 100  $\text{\AA}$  and about 500  $\text{\AA}$ . The thin oxide layer ensures good sidewall sealing for the ONO layer 208 and tunnel oxide layer 204. The thin oxide layer is sometimes called the seal oxide.

As illustrated in FIG. 5, the partially fabricated semiconductor substrate 200 has been subjected to SAS etch. Note that region 216, which was exposed to SAS etch, is not level with the stacked gate edge. More importantly, the SAS etch has gouged the semiconductor substrate at regions 218 in FIG. 4, which are adjacent to the edge of stacked gates 212.

As shown in FIG. 6 a spacer oxide layer 226 is then deposited. Conventional methods well known in the art may be used to deposit spacer oxide layer 226. In the described embodiment, the spacer oxide layer may be between about 500  $\text{\AA}$  and about 1500  $\text{\AA}$ .

Anisotropic spacer etch, performed, for example, with conventional reactive ion etching (RIE), provides the partially fabricated semiconductor device shown in FIG. 7. Spacers 228a and 228b have been formed on the thin oxide layers 248a and 248b, which adhere to the sides of stacked gates 212. In the described embodiment, spacers 228a and 228b are between about 500  $\text{\AA}$  and about 1500  $\text{\AA}$ . Importantly, spacers 228b cover the gouged regions of the semiconductor substrate 218, the oxide layers 248a and 248b and the stacked gate edges. The presence of spacers 228a and 228b on the stacked gates significantly improves the uniformity of the subsequent source implant step, which reduces band to band tunneling leakage in source erase.

FIG. 8 illustrates partially fabricated semiconductor device 200 after SAS mask formation, source implant in the semiconductor substrate, annealing and removal of the SAS mask. SAS mask formation and removal are conventional steps well known in the art. In the described embodiment, the device is implanted with n-type dopant at various dosages ranging from between about  $10^{14}$  ions/cm<sup>2</sup> to about  $5 \times 10^{15}$  ions/cm<sup>2</sup> (more preferably between about  $5 \times 10^{14}$  ions/cm<sup>2</sup> to about  $10^{15}$  ions/cm<sup>2</sup>) at energies ranging from about 30 keV to about 60 keV (preferably about 30 keV) using conventional ion implantation equipment. In one embodiment, a tilted implant method is used to implant the source, which has the advantage of increasing the amount of implant diffusion under the sidewalls. Typically, the annealing step is performed between about 800° C. and about 1000° C. Preferably, the annealing step is performed at about 900° C.

Preferably, the implant is a phosphorus implant without any arsenic. Phosphorus implants are known to create fewer defects than arsenic within the crystal, which reduces source diode leakage.

The implanted semiconductor device depicted in FIG. 8 has source region 230 that has at least two doped regions 232 and 234 that differ in dopant concentration. The SAS line (also referred to as the source line) created by the implant has been displaced slightly relative to the stacked gates 212. More importantly, the SAS implant is self-aligned to the spacer and not the stacked gate edge. This is a significant advantage over the conventional process where the roughness of the stacked gate edge leads to non-uniform implant,

which causes band to band tunneling leakage. The smooth surface of the spacer leads to a more uniform implant and consequently a superior junction profile.

Importantly, the present invention relies on diffusion of the implant under the spacer sidewalls to create two doped regions 232 and 234 in source region 230, which differ in dopant concentration. Region 234 is under the edge of stacked gates 212. Region 232 is adjacent to region 234 and is at the edge of source region 230 under stacked gates 212. Typically, the dopant concentration in region 232 is greater than the dopant concentration in region 234. In one embodiment, the dopant concentration in region 234 is about  $1 \times 10^{19}$  atom/cm<sup>3</sup> while the dopant concentration in region 232 is about  $5 \times 10^{19}$  atom/cm<sup>3</sup>. Heavily doped region 232, which is displaced away from the stacked gate edge, directs electron flow to the stacked gate. Thus, leakage caused by the high field at the gate edge is reduced since electron flow is channeled through region 232, where the field is slightly lower and which is less damaged by stack gate etch and SAS etch.

The described process sequence is summarized in FIG. 9. A partially fabricated semiconductor device made by methods well known to those of skill in the art is subjected to conventional stack etch at 902. A thin oxide layer is attached to the sides of the stacked gate at 904 by thin oxide deposition and anisotropic etch. SAS etch at 906, followed by spacer formation at 908 and source implant at 910 provides the partially fabricated semiconductor device illustrated FIG. 8.

The embodiment described above possesses a number of advantages over the prior art. First, because the implant is performed after spacer formation, a smoother junction is formed. Second, a more uniform implant is observed because the implant is self-aligned to the spacer rather than the gouged stack edge. Third, a region of high dopant concentration is located away from the stacked gate edge which was significantly damaged by SAS etch. Fourth, the implant may be a phosphorus implant that reduces crystal defects. The cumulative effect of these aforementioned advantages is to provide a semiconductor device with reduced levels of leakage during source erase.

A second embodiment of the current invention begins with the partially fabricated semiconductor device 300 shown in FIG. 10. Stacked gates 312, disposed on semiconductor substrate 302 are formed by conventional stack etch. In one embodiment, the semiconductor substrate 302 may be a uniformly lightly p-doped single crystal silicon wafer. The channel length of the partially fabricated semiconductor device may be between about 0.25  $\mu$ m and about 0.50  $\mu$ m. Stacked gates 312 are comprised of a tunnel oxide layer 304, a first polysilicon layer 306, an ONO layer 308 and a second polysilicon layer 310. In the described embodiment, the tunnel oxide layer may be between 60  $\text{\AA}$  and about 100  $\text{\AA}$ , the first polysilicon layer may be between about 500  $\text{\AA}$  and about 1500  $\text{\AA}$ , the ONO layer may be between about 120  $\text{\AA}$  and about 200  $\text{\AA}$  and the second polysilicon layer may be between about 1000  $\text{\AA}$  and about 3000  $\text{\AA}$ .

The following sequence of process steps provides the partially fabricated semiconductor device shown in FIG. 11 from the structure depicted in FIG. 10: SAS masking, a first source implant, annealing and oxidation, SAS mask removal, deposition of a first oxide layer and anisotropic etch of the first oxide layer. First oxide layers 348a and 348b have been appended to the edges of stacked gates 312 and source region 350 has been formed. Source region 350 is preferably implanted with phosphorus.

In one embodiment, the first source implant is preferably phosphorus at various dosages ranging from between about  $10^{14}$  ions/cm<sup>2</sup> to about  $5 \times 10^{15}$  ions/cm<sup>2</sup> (more preferably between about  $10^{15}$  ions/cm<sup>2</sup> to about  $2 \times 10^{15}$  ions/cm<sup>2</sup>) at energies ranging from about 40 keV to about 60 keV (preferably about 50 keV) using conventional ion implantation equipment. Typically, the annealing step is performed between about 800° C. and about 1000° C. Preferably, the annealing step is performed at about 900° C.

10 In the described embodiment, the first oxide layer may be between 100  $\text{\AA}$  and about 500  $\text{\AA}$ . The first oxide layer ensures good sidewall sealing for the ONO layer 308 and tunnel oxide layer 304. The first oxide layer is sometimes called the seal oxide.

15 Growth of second oxide layers 352a and 352b on first oxide layers 348a and 348b followed by the conventional process sequence of SAS masking, SAS etch and mask removal provides the partially fabricated semiconductor device shown in FIG. 12. In one embodiment, the second oxide layer may be between 50  $\text{\AA}$  and about 100  $\text{\AA}$ . The second oxide layer reduces the damage to the tunnel oxide since the first oxide layer may not sufficiently protect layer 304 during SAS etch. Note that the top portion of source region 350 has been removed by SAS etch which negatively affects subsequent performance.

20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 105 110 115 120 125 130 135 140 145 150 155 160 165 170 175 180 185 190 195 200 205 210 215 220 225 230 235 240 245 250 255 260 265 270 275 280 285 290 295 300 305 310 315 320 325 330 335 340 345 350 355 360 365 370 375 380 385 390 395 400 405 410 415 420 425 430 435 440 445 450 455 460 465 470 475 480 485 490 495 500 505 510 515 520 525 530 535 540 545 550 555 560 565 570 575 580 585 590 595 600 605 610 615 620 625 630 635 640 645 650 655 660 665 670 675 680 685 690 695 700 705 710 715 720 725 730 735 740 745 750 755 760 765 770 775 780 785 790 795 800 805 810 815 820 825 830 835 840 845 850 855 860 865 870 875 880 885 890 895 900 905 910 915 920 925 930 935 940 945 950 955 960 965 970 975 980 985 990 995 1000 1005 1010 1015 1020 1025 1030 1035 1040 1045 1050 1055 1060 1065 1070 1075 1080 1085 1090 1095 1100 1105 1110 1115 1120 1125 1130 1135 1140 1145 1150 1155 1160 1165 1170 1175 1180 1185 1190 1195 1200 1205 1210 1215 1220 1225 1230 1235 1240 1245 1250 1255 1260 1265 1270 1275 1280 1285 1290 1295 1300 1305 1310 1315 1320 1325 1330 1335 1340 1345 1350 1355 1360 1365 1370 1375 1380 1385 1390 1395 1400 1405 1410 1415 1420 1425 1430 1435 1440 1445 1450 1455 1460 1465 1470 1475 1480 1485 1490 1495 1500 1505 1510 1515 1520 1525 1530 1535 1540 1545 1550 1555 1560 1565 1570 1575 1580 1585 1590 1595 1600 1605 1610 1615 1620 1625 1630 1635 1640 1645 1650 1655 1660 1665 1670 1675 1680 1685 1690 1695 1700 1705 1710 1715 1720 1725 1730 1735 1740 1745 1750 1755 1760 1765 1770 1775 1780 1785 1790 1795 1800 1805 1810 1815 1820 1825 1830 1835 1840 1845 1850 1855 1860 1865 1870 1875 1880 1885 1890 1895 1900 1905 1910 1915 1920 1925 1930 1935 1940 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 2005 2010 2015 2020 2025 2030 2035 2040 2045 2050 2055 2060 2065 2070 2075 2080 2085 2090 2095 2100 2105 2110 2115 2120 2125 2130 2135 2140 2145 2150 2155 2160 2165 2170 2175 2180 2185 2190 2195 2200 2205 2210 2215 2220 2225 2230 2235 2240 2245 2250 2255 2260 2265 2270 2275 2280 2285 2290 2295 2300 2305 2310 2315 2320 2325 2330 2335 2340 2345 2350 2355 2360 2365 2370 2375 2380 2385 2390 2395 2400 2405 2410 2415 2420 2425 2430 2435 2440 2445 2450 2455 2460 2465 2470 2475 2480 2485 2490 2495 2500 2505 2510 2515 2520 2525 2530 2535 2540 2545 2550 2555 2560 2565 2570 2575 2580 2585 2590 2595 2600 2605 2610 2615 2620 2625 2630 2635 2640 2645 2650 2655 2660 2665 2670 2675 2680 2685 2690 2695 2700 2705 2710 2715 2720 2725 2730 2735 2740 2745 2750 2755 2760 2765 2770 2775 2780 2785 2790 2795 2800 2805 2810 2815 2820 2825 2830 2835 2840 2845 2850 2855 2860 2865 2870 2875 2880 2885 2890 2895 2900 2905 2910 2915 2920 2925 2930 2935 2940 2945 2950 2955 2960 2965 2970 2975 2980 2985 2990 2995 3000 3005 3010 3015 3020 3025 3030 3035 3040 3045 3050 3055 3060 3065 3070 3075 3080 3085 3090 3095 3100 3105 3110 3115 3120 3125 3130 3135 3140 3145 3150 3155 3160 3165 3170 3175 3180 3185 3190 3195 3200 3205 3210 3215 3220 3225 3230 3235 3240 3245 3250 3255 3260 3265 3270 3275 3280 3285 3290 3295 3300 3305 3310 3315 3320 3325 3330 3335 3340 3345 3350 3355 3360 3365 3370 3375 3380 3385 3390 3395 3400 3405 3410 3415 3420 3425 3430 3435 3440 3445 3450 3455 3460 3465 3470 3475 3480 3485 3490 3495 3500 3505 3510 3515 3520 3525 3530 3535 3540 3545 3550 3555 3560 3565 3570 3575 3580 3585 3590 3595 3600 3605 3610 3615 3620 3625 3630 3635 3640 3645 3650 3655 3660 3665 3670 3675 3680 3685 3690 3695 3700 3705 3710 3715 3720 3725 3730 3735 3740 3745 3750 3755 3760 3765 3770 3775 3780 3785 3790 3795 3800 3805 3810 3815 3820 3825 3830 3835 3840 3845 3850 3855 3860 3865 3870 3875 3880 3885 3890 3895 3900 3905 3910 3915 3920 3925 3930 3935 3940 3945 3950 3955 3960 3965 3970 3975 3980 3985 3990 3995 4000 4005 4010 4015 4020 4025 4030 4035 4040 4045 4050 4055 4060 4065 4070 4075 4080 4085 4090 4095 4100 4105 4110 4115 4120 4125 4130 4135 4140 4145 4150 4155 4160 4165 4170 4175 4180 4185 4190 4195 4200 4205 4210 4215 4220 4225 4230 4235 4240 4245 4250 4255 4260 4265 4270 4275 4280 4285 4290 4295 4300 4305 4310 4315 4320 4325 4330 4335 4340 4345 4350 4355 4360 4365 4370 4375 4380 4385 4390 4395 4400 4405 4410 4415 4420 4425 4430 4435 4440 4445 4450 4455 4460 4465 4470 4475 4480 4485 4490 4495 4500 4505 4510 4515 4520 4525 4530 4535 4540 4545 4550 4555 4560 4565 4570 4575 4580 4585 4590 4595 4600 4605 4610 4615 4620 4625 4630 4635 4640 4645 4650 4655 4660 4665 4670 4675 4680 4685 4690 4695 4700 4705 4710 4715 4720 4725 4730 4735 4740 4745 4750 4755 4760 4765 4770 4775 4780 4785 4790 4795 4800 4805 4810 4815 4820 4825 4830 4835 4840 4845 4850 4855 4860 4865 4870 4875 4880 4885 4890 4895 4900 4905 4910 4915 4920 4925 4930 4935 4940 4945 4950 4955 4960 4965 4970 4975 4980 4985 4990 4995 5000 5005 5010 5015 5020 5025 5030 5035 5040 5045 5050 5055 5060 5065 5070 5075 5080 5085 5090 5095 5100 5105 5110 5115 5120 5125 5130 5135 5140 5145 5150 5155 5160 5165 5170 5175 5180 5185 5190 5195 5200 5205 5210 5215 5220 5225 5230 5235 5240 5245 5250 5255 5260 5265 5270 5275 5280 5285 5290 5295 5300 5305 5310 5315 5320 5325 5330 5335 5340 5345 5350 5355 5360 5365 5370 5375 5380 5385 5390 5395 5400 5405 5410 5415 5420 5425 5430 5435 5440 5445 5450 5455 5460 5465 5470 5475 5480 5485 5490 5495 5500 5505 5510 5515 5520 5525 5530 5535 5540 5545 5550 5555 5560 5565 5570 5575 5580 5585 5590 5595 5600 5605 5610 5615 5620 5625 5630 5635 5640 5645 5650 5655 5660 5665 5670 5675 5680 5685 5690 5695 5700 5705 5710 5715 5720 5725 5730 5735 5740 5745 5750 5755 5760 5765 5770 5775 5780 5785 5790 5795 5800 5805 5810 5815 5820 5825 5830 5835 5840 5845 5850 5855 5860 5865 5870 5875 5880 5885 5890 5895 5900 5905 5910 5915 5920 5925 5930 5935 5940 5945 5950 5955 5960 5965 5970 5975 5980 5985 5990 5995 6000 6005 6010 6015 6020 6025 6030 6035 6040 6045 6050 6055 6060 6065 6070 6075 6080 6085 6090 6095 6100 6105 6110 6115 6120 6125 6130 6135 6140 6145 6150 6155 6160 6165 6170 6175 6180 6185 6190 6195 6200 6205 6210 6215 6220 6225 6230 6235 6240 6245 6250 6255 6260 6265 6270 6275 6280 6285 6290 6295 6300 6305 6310 6315 6320 6325 6330 6335 6340 6345 6350 6355 6360 6365 6370 6375 6380 6385 6390 6395 6400 6405 6410 6415 6420 6425 6430 6435 6440 6445 6450 6455 6460 6465 6470 6475 6480 6485 6490 6495 6500 6505 6510 6515 6520 6525 6530 6535 6540 6545 6550 6555 6560 6565 6570 6575 6580 6585 6590 6595 6600 6605 6610 6615 6620 6625 6630 6635 6640 6645 6650 6655 6660 6665 6670 6675 6680 6685 6690 6695 6700 6705 6710 6715 6720 6725 6730 6735 6740 6745 6750 6755 6760 6765 6770 6775 6780 6785 6790 6795 6800 6805 6810 6815 6820 6825 6830 6835 6840 6845 6850 6855 6860 6865 6870 6875 6880 6885 6890 6895 6900 6905 6910 6915 6920 6925 6930 6935 6940 6945 6950 6955 6960 6965 6970 6975 6980 6985 6990 6995 7000 7005 7010 7015 7020 7025 7030 7035 7040 7045 7050 7055 7060 7065 7070 7075 7080 7085 7090 7095 7100 7105 7110 7115 7120 7125 7130 7135 7140 7145 7150 7155 7160 7165 7170 7175 7180 7185 7190 7195 7200 7205 7210 7215 7220 7225 7230 7235 7240 7245 7250 7255 7260 7265 7270 7275 7280 7285 7290 7295 7300 7305 7310 7315 7320 7325 7330 7335 7340 7345 7350 7355 7360 7365 7370 7375 7380 7385 7390 7395 7400 7405 7410 7415 7420 7425 7430 7435 7440 7445 7450 7455 7460 7465 7470 7475 7480 7485 7490 7495 7500 7505 7510 7515 7520 7525 7530 7535 7540 7545 7550 7555 7560 7565 7570 7575 7580 7585 7590 7595 7600 7605 7610 7615 7620 7625 7630 7635 7640 7645 7650 7655 7660 7665 7670 7675 7680 7685 7690 7695 7700 7705 7710 7715 7720 7725 7730 7735 7740 7745 7750 7755 7760 7765 7770 7775 7780 7785 7790 7795 7800 7805 7810 7815 7820 7825 7830 7835 7840 7845 7850 7855 7860 7865 7870 7875 7880 7885 7890 7895 7900 7905 7910 7915 7920 7925 7930 7935 7940 7945 7950 7955 7960 7965 7970 7975 7980 7985 7990 7995 8000 8005 8010 8015 8020 8025 8030 8035 8040 8045 8050 8055 8060 8065 8070 8075 8080 8085 8090 8095 8100 8105 8110 8115 8120 8125 8130 8135 8140 8145 8150 8155 8160 8165 8170 8175 8180 8185 8190 8195 8200 8205 8210 8215 8220 8225 8230 8235 8240 8245 8250 8255 8260 8265 8270 8275 8280 8285 8290 8295 8300 8305 8310 8315 8320 8325 8330 8335 8340 8345 8350 8355 8360 8365 8370 8375 8380 8385 8390 8395 8400 8405 8410 8415 8420 8425 8430 8435 8440 8445 8450 8455 8460 8465 8470 8475 8480 8485 8490 8495 8500 8505 8510 8515 8520 8525 8530 8535 8540 8545 8550 8555 8560 8565 8570 8575 8580 8585 8590 8595 8600 8605 8610 8615 8620 8625 8630 8635 8640 8645 8650 8655 8660 8665 8670 8675 8680 8685 8690 8695 8700 8705 8710 8715 8720 8725 8730 8735 8740 8745 8750 8755 8760 8765 8770 8775 8780 8785 8790 8795 8800 8805 8810 8815 8820 8825 8830 8835 8840 8845 8850 8855 8860 8865 8870 8875 8880 8885 8890 8895 8900 8905 8910 8915 8920 8925 8930 8935 8940 8945 8950 8955 8960 8965 8970 8975 8980 8985 8990 8995 9000 9005 9010 9015 9020 9025 9030 9035 9040 9045 9050 9055 9060 9065 9070 9075 9080 9085 9090 9095 9100 9105 9110 9115 9120 9125 9130 9135 9140 9145 9150 9155 9160 9165 9170 9175 9180 9185 9190 9195 9200 9205 9210 9215 9220 9225 9230 9235 9240 9245 9250 9255 9260 9265 9270 9275 9280 9285 9290 9295 9300 9305 9310 9315 9320 9325 9330 9335 9340 9345 9350 9355 9360 9365 9370 9375 9380 9385 9390 9395 9400 9405 9410 9415 9420 9425 9430 9435 9440 9445 9450 9455 9460 9465 9470 9475 9480 9485 9490 9495 9500 9505 9510 9515 9520 9525 9530 9535 9540 9545 9550 9555 9560 9565 9570 9575 9580 9585 9590 9595 9600 9605 9610 9615 9620 9625 9630 9635 9640 9645 9650 9655 9660 9665 9670 9675 9680 9685 9690 9695 9700 9705 9710 9715 9720 9725 973

Heavily doped region 370, which is displaced away from the stacked gate edge, directs electron flow to the stacked gate. Thus, leakage caused by the high field at the gate edge is reduced since electron flow is channeled through region 370, where the field is slightly lower and which is less damaged by stack gate etch and SAS etch. 5

The described process sequence is summarized in FIG. 15. A partially fabricated semiconductor device, made by methods well known to those of skill in the art, is subjected to conventional stack etch at 1502. A first oxide layer is attached to the sides of the stacked gate at 1504 by first oxide deposition and anisotropic etch. A first source implant is performed at 1506 followed by annealing and oxidation at 1508. Formation of a second oxide layer at 1510, followed by SAS etch at 1512 and spacer formation at 1514 and a second source implant at 1516 provides the partially fabricated semiconductor device illustrated in FIG. 14A. 15

The described embodiment has some significant advantages over the prior art. Because the first source implant is performed before SAS etch and the second source implant is performed after spacer formation, a smoother junction is formed under the stacked gate. Second, a more uniform implant is observed because the second source implant is self aligned to the spacer rather than the gouged stack edge. Preferably, the first source implant is a phosphorus implant which causes less crystal defects. The region of high dopant concentration 370 under the stacked gate is located away from the stacked gate edge which is damaged by SAS etch. These aforementioned advantages provide a semiconductor device with reduced levels of leakage during source erase. 20

Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. 35

Furthermore, it should be noted that there are alternative ways of implementing both the process and apparatus of the present invention. For example, the semiconductor substrate may be a lightly doped n-type silicon wafer. The semiconductor device may then be implanted with a p-type dopant. 40 The source regions adjacent to the stacked gate may have different dopant concentrations than those mentioned in the described embodiments. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalents of the appended claims. 45

What is claimed is:

1. A semiconductor device comprising:  
a stacked gate provided on a portion of a semiconductor substrate;  
a first oxide layer provided on the edge of the stacked gate;  
a spacer provided adjacent the first oxide layer; and  
a doped source region, the source region having a first doped region disposed under the edge of the stacked gate and a second doped region disposed at the edge of the doped source region under the stacked gate; 55  
wherein the second doped region has a higher concentration of dopant than the first doped region, whereby source leakage of the semiconductor device is reduced.
2. The semiconductor device of claim 1, wherein the second doped region has a dopant concentration of about 60

$10^{20}$  atoms/cm<sup>3</sup> and the first doped region has a dopant concentration of about  $5 \times 10^{19}$  atoms/cm<sup>3</sup>.

3. The semiconductor device of claim 1, wherein the stacked gate comprises:

a tunnel oxide layer disposed on the semiconductor substrate;

a first polysilicon layer disposed on the tunnel oxide layer; a ONO layer disposed on the first polysilicon layer; and a second polysilicon layer disposed on the ONO layer.

4. The semiconductor device of claim 3, wherein the tunnel oxide layer is between about 60 Å and about 100 Å.

5. The semiconductor device of claim 3, wherein the first polysilicon layer is between about 500 Å and about 1500 Å.

6. The semiconductor device of claim 3, wherein the second polysilicon layer is between about 1000 Å and about 3000 Å.

7. The semiconductor device of claim 3, wherein the ONO layer is between about 120 Å and about 200 Å.

8. The semiconductor device of claim 1, wherein the first oxide layer is between about 100 Å and about 500 Å.

9. The semiconductor device of claim 1, wherein the channel length of the semiconductor device is between about 0.25  $\mu$ m and about 0.50  $\mu$ m.

10. The semiconductor device of claim 1, wherein the spacer is between about 500 Å and about 1500 Å.

11. The semiconductor device of claim 1 wherein the doped source region is doped with phosphorus.

12. A semiconductor device comprising:

a stacked gate provided on a portion of a semiconductor substrate;

a first oxide layer provided on the edge of the stacked gate;

a second oxide layer provided adjacent the first oxide layer;

a spacer provided adjacent the second oxide layer; and a doped source region, the source region having a first doped region disposed under the edge of the stacked gate and a second doped region disposed at the edge of the doped source region under the stacked gate;

wherein the second doped region has a higher concentration of dopant than the first doped region, whereby source leakage of the semiconductor device is reduced.

13. The semiconductor device of claim 12, wherein the second doped region has a dopant concentration of about  $5 \times 10^{19}$  atoms/cm<sup>3</sup> and the first doped region has a dopant concentration of about  $1 \times 10^{19}$  atoms/cm<sup>3</sup>.

14. The semiconductor device of claim 12, wherein the stacked gate comprises:

a tunnel oxide layer disposed on the semiconductor substrate;

a first polysilicon layer disposed on the tunnel oxide layer; a ONO layer disposed on the first polysilicon layer; and a second polysilicon layer disposed on the ONO layer.

15. The semiconductor device of claim 12, wherein the channel length of the semiconductor device is between about 0.25  $\mu$ m and about 0.50  $\mu$ m.

16. The semiconductor device of claim 12, wherein the doped source region is doped with phosphorus.

17. The semiconductor device of claim 12, wherein the second oxide layer is between about 50 Å and about 100 Å.

The JS-44 civil cover sheet and the information contained therein neither replace nor supplement the filing and service of pleadings or other papers as required by law, except as provided by local rules of court. This form, approved by the Judicial Conference of the United States in September 1974, is required for the use of the Clerk of Court for the purpose of initiating the civil docket sheet. (SEE INSTRUCTIONS ON THE REVERSE OF THE FORM.)

## I. (a) PLAINTIFFS

FAST MEMORY ERASE, LLC

(b) COUNTY OF RESIDENCE OF FIRST LISTED  
PLAINTIFF Dallas County, Texas  
(EXCEPT IN U.S. PLAINTIFF CASES)

(c) ATTORNEYS (FIRM NAME, ADDRESS, AND  
TELEPHONE NUMBER)  
Jeffrey R. Bragalone  
Shore Chan Bragalone LLP  
325 N. St. Paul Street, Suite 4450  
Dallas, Texas 75201 (214) 593-9110

DEFENDANT:  
SPANSION, INC. et al.,

RECEIVED

JUN - 9 2008

COURT, U.S. DISTRICT COURT  
NORTHERN DISTRICT OF TEXAS

## II. BASIS OF JURISDICTION (PLACE AN "X" IN ONE BOX ONLY)

1 U.S. Government Plaintiff  3 Federal Question (U.S. Government Not a Party)  
 2 U.S. Government Defendant  4 Diversity (Indicate Citizenship of Parties in Item III)

III. CITIZENSHIP OF PRINCIPAL PARTIES (PLACE AN "X" IN ONE  
(For Diversity Cases Only)

PTF	DEF	PTF	DEF
Citizenship of This State <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 1	Incorporated or Principal Place of Business In This State <input type="checkbox"/> 4 <input checked="" type="checkbox"/> 4		
Citizen of Another State <input type="checkbox"/> 2 <input checked="" type="checkbox"/> 2	Incorporated and Principal Place of Business In Another State <input type="checkbox"/> 5 <input checked="" type="checkbox"/> 5		
Citizen or Subject of a Foreign Country <input type="checkbox"/> 3 <input checked="" type="checkbox"/> 3	Foreign Nation <input type="checkbox"/> 6 <input checked="" type="checkbox"/> 6		

## IV. NATURE OF SUIT (PLACE AN "X" IN ONE BOX ONLY)

CONTRACT	TORTS	FORFEITURE/PENALTY	BANKRUPTCY	OTHER STATUTES
<input type="checkbox"/> 110 Insurance <input type="checkbox"/> 120 Marine <input type="checkbox"/> 130 Miller Act <input type="checkbox"/> 140 Negotiable Instrument <input type="checkbox"/> 150 Recovery of Overpayment & Enforcement of Judgment <input type="checkbox"/> 151 Medicare Act <input type="checkbox"/> 152 Recovery of Defaulted Student Loans (Excl. Veterans) <input type="checkbox"/> 153 Recovery of Overpayment of Veteran's Benefits <input type="checkbox"/> 160 Stockholders' Suits <input type="checkbox"/> 190 Other Contract <input type="checkbox"/> 195 Contract Product Liability	<b>PERSONAL INJURY</b> <input type="checkbox"/> 310 Airplane <input type="checkbox"/> 315 Airplane Product Liability <input type="checkbox"/> 320 Assault, Libel & Slander <input type="checkbox"/> 330 Federal Employers' Liability <input type="checkbox"/> 340 Marine <input type="checkbox"/> 345 Marine Product Liability <input type="checkbox"/> 350 Motor Vehicle <input type="checkbox"/> 355 Motor Vehicle Product Liability <input type="checkbox"/> 360 Other Personal Injury	<b>PERSONAL INJURY</b> <input type="checkbox"/> 362 Personal Injury-Med. Malpractice <input type="checkbox"/> 365 Personal Injury-Product Liability <input type="checkbox"/> 368 Asbestos Personal Injury Product Liability <b>PERSONAL PROPERTY</b> <input type="checkbox"/> 370 Other Fraud <input type="checkbox"/> 371 Truth in Lending <input type="checkbox"/> 380 Other Personal Property Damage <input type="checkbox"/> 385 Property Damage Product Liability	<input type="checkbox"/> 610 Agriculture <input type="checkbox"/> 620 Other Food & Drug <input type="checkbox"/> 625 Drug Related Seizure of Property 21 USC 881 <input type="checkbox"/> 630 Liquor Laws <input type="checkbox"/> 640 R.R. & Truck <input type="checkbox"/> 650 Airline Regs. <input type="checkbox"/> 660 Occupational Safety/Health <input type="checkbox"/> 690 Other	<input type="checkbox"/> 422 Appeal 28 USC 158 <input type="checkbox"/> 423 Withdrawal 28 USC 157 <b>PROPERTY RIGHTS</b> <input type="checkbox"/> 820 Copyrights <input checked="" type="checkbox"/> 830 Patent <input type="checkbox"/> 840 Trademark
<b>REAL PROPERTY</b>	<b>CIVIL RIGHTS</b>	<b>PRISONER PETITIONS</b>	<b>LABOR</b>	<b>SOCIAL SECURITY</b>
<input type="checkbox"/> 210 Land Condemnation <input type="checkbox"/> 220 Foreclosure <input type="checkbox"/> 230 Rent Lease & Ejectment <input type="checkbox"/> 240 Torts to Land <input type="checkbox"/> 245 Tort Product Liability <input type="checkbox"/> 290 All Other Real Property	<input type="checkbox"/> 441 Voting <input type="checkbox"/> 442 Employment <input type="checkbox"/> 443 Housing/ Accommodations <input type="checkbox"/> 444 Welfare <input type="checkbox"/> 440 Other Civil Rights	<input type="checkbox"/> 510 Motions to Vacate Sentence Habeus Corpus: <input type="checkbox"/> 530 General <input type="checkbox"/> 535 Death Penalty <input type="checkbox"/> 540 Mandamus & Other <input type="checkbox"/> 550 Civil Rights <input type="checkbox"/> 555 Prison Condition	<input type="checkbox"/> 710 Fair Labor Standards Act <input type="checkbox"/> 720 Labor/Mgmt Relations <input type="checkbox"/> 730 Labor/Mgmt. Reporting & Disclosure Act <input type="checkbox"/> 740 Railway Labor Act <input type="checkbox"/> 790 Other Labor Litigation <input type="checkbox"/> 791 Empl. Ret. Inc. Security Act	<input type="checkbox"/> 861 HIA (1395ff) <input type="checkbox"/> 862 Black Lung (923) <input type="checkbox"/> 863 DIWC/DIW (405(g)) <input type="checkbox"/> 864 SSID Title XVI <input type="checkbox"/> 865 RSI (405(g))

## V. ORIGIN

(PLACE AN "X" IN ONE BOX ONLY)

1 Original Proceeding  2 Removed from State Court  3 Remanded from Appellate Court  4 Reinstated or Reopened  5 another district (specify)  6 Multidistrict Litigation  7 from Magistrate Judge

## VI. CAUSE OF ACTION

(Cite the U.S. Civil Statute under which you are filing and write brief statement of cause.  
Do not cite jurisdictional statutes unless diversity.)

Action under 28 U.S.C. § 1331, 28 U.S.C. § 1338, and 35 U.S.C. § 271 et seq., for patent infringement

## VII. REQUESTED IN COMPLAINT:

 CHECK IF THIS IS A CLASS ACTION  
UNDER F.R.C.P. 23

DEMAND \$ unspecified

CHECK YES only if demanded in complaint:  
JURY DEMAND:  YES  NO

## VIII. RELATED CASE(S) IF ANY

(See instructions):

JUDGE

DOCKET NUMBER

DATE

June 9, 2008

SIGNATURE OF ATTORNEY OF RECORD

*Pat Henry*

## FOR OFFICE USE ONLY

RECEIPT #

AMOUNT

APPLYING IPP

JUDGE

MAG. JUDGE